EEWORLDEEWORLDEEWORLD

Part Number

Search

M55342K09B3L30MTFV

Description
RESISTOR, THIN FILM, 1 W, 5 %, 100 ppm, 3300000 ohm, SURFACE MOUNT, 2512, CHIP
CategoryPassive components    The resistor   
File Size111KB,4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

M55342K09B3L30MTFV Overview

RESISTOR, THIN FILM, 1 W, 5 %, 100 ppm, 3300000 ohm, SURFACE MOUNT, 2512, CHIP

M55342K09B3L30MTFV Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerVishay
package instructionSMT, 2512
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresNON-INDUCTIVE
structureRectangular
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length6.579 mm
Package formSMT
Package width3.15 mm
method of packingTR, EMBOSSED, 7 INCH
Rated power dissipation(P)1 W
Rated temperature70 °C
GuidelineMIL-PRF-55342
resistance3300000 Ω
Resistor typeFIXED RESISTOR
size code2512
surface mountYES
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Terminal shapeWRAPAROUND
Tolerance5%
Operating Voltage200 V
E/H (Military M/D55342)
Vishay Thin Film
QPL MIL-PRF-55342 Qualified Thin Film Resistor Chips
FEATURES
Established reliability, “R” failure rate level (100 ppm), C = 2
High purity alumina substrate 99.6 % purity
Wraparound termination featuring a tenacious adhesion
layer covered with an electroplated nickel barrier layer for
+ 150 °C operating conditions
Very low noise and voltage coefficient
(< - 25 dB, 0.5 ppm/V)
Non-inductive
Laser-trimmed tolerances ± 0.1 %
Wraparound resistance less than 0.010
Ω
typical
In-lot tracking less than 5 ppm/°C
Complete MIL-testing available in-house
Antistatic waffle pack or tape and reel packaging available
Military/aerospace/QPL
SURFACE MOUNT
CHIPS
Actual Size
M55342/02
Thin Film Mil chip resistors feature all sputtered wraparound
termination for excellent adhesion and dimensional
uniformity. They are ideal in applications requiring stringent
performance requirements. Established reliability is assured
through 100 % screening and extensive environmental lot
testing. Wafer is sawed producing exact dimensions and
clean, straight edges.
Note
Specification changed
MIL-PRF-55342
by
DSCC
from
MIL-R-55342
to
CONSTRUCTION
TYPICAL PERFORMANCE
ABS
Passivation
Resistor film
Solder
coating
Nickel barrier
High ourity
alumina substrate
Adhesion layer
TCR
TOL
25
0.1
STANDARD ELECTRICAL SPECIFICATIONS
Test
Material
Absolute TCR
Absolute Tolerance
Stability:
ΔR
Absolute
Voltage Coefficient
Operating Temperature Range
Storage Temperature Range
Noise
Shelf Life Stability
SPECIFICATIONS
Passivated nichrome
± 25 ppm/°C to ± 300 ppm/°C TCR
± 0.1 %
± 0.1 %
± 0.5 ppm/V
- 55 °C to + 125 °C
- 55 °C to + 150 °C
- 25 dB
100 ppm
1 year at + 25 °C
- 55 °C to + 125 °C
+ 25 °C
2000 h at + 70 °C
CONDITIONS
www.vishay.com
50
For technical questions, contact:
thin-film@vishay.com
Document Number: 60018
Revision: 16-Sep-09
Solution to the error "bash-3.2" after entering LINUX
After entering Linux, the prompt displays -bash-3.2My username suddenly became bash-3.2#Correct answer 1:The reason is that files such as /.bashrc in your home under root are deletedSolution: cp -a /e...
wanghongyang Linux and Android
【Signal Processing】: Classic material "FPGA Implementation of Digital Signal Processing" Chinese and English versions, etc.
最近恰好在研究数字信号处理的FPGA实现问题,搜集了几本实用的书籍: 《数字信号处理的FPGA实现》及其所附带光盘的vhdl、verilog代码,挺有用的 大家可以看看,还有无线通信FPGA设计 田耕等编著的《无线通信FPGA设计 》及其matlab和verilog代码XILINX指定的培训教材:《无线通信的MATLAB和FPGA实现》[西瑞克斯] Attached: All Verilog so...
mlk123 FPGA/CPLD
STM32 Network SMI Interface
1Introduction to Ethernet The Ethernet peripheral of STM32F20X and STM32F21 can receive and send data according to the IEEE802.3-2002 standard.Ethernet provides a complete and flexible peripheral to m...
嵌入式enjoy stm32/stm8
A method to avoid latches in Verilog
To avoid latches, you can pre-assign unconditional default values to variables in an ALWAYS block, as follows: This is a relatively simple way to avoid latches. I personally think that even if the def...
eeleader FPGA/CPLD
Cyclone3 I/O logic level compatibility issue
I use FPGA's 3, 4, 5, 6 banks to connect to DDR1 interface. DDR's I/O voltage is 2.5V, but I connected the VCCIO of these banks of FPGA to 3.3V. What impact will this have on the subsequent circuit de...
happysheep224 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2617  2193  2522  2544  913  53  45  51  52  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号