EEWORLDEEWORLDEEWORLD

Part Number

Search

ASM5P2308A-1-16-SR

Description
3.3V Zero-Delay Buffer
Categorylogic    logic   
File Size383KB,18 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

ASM5P2308A-1-16-SR Overview

3.3V Zero-Delay Buffer

ASM5P2308A-1-16-SR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerALSC [Alliance Semiconductor Corporation]
Parts packaging codeSOIC
package instructionSOP, SOP16,.25
Contacts16
Reach Compliance Codeunknow
series2308
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G16
JESD-609 codee0
length9.905 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.008 A
Number of functions1
Number of inverted outputs
Number of terminals16
Actual output times8
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
minfmax133 MHz
September 2005
rev 1.4
3.3V Zero-Delay Buffer
General Features
Zero input - output propagation delay, adjustable by
capacitive load on FBK input.
Multiple configurations - Refer “ASM5P2308A
Configurations “ Table.
Input frequency range: 15MHz to 133MHz
Multiple low-skew outputs.
Output-output skew less than 200pS.
Device-device skew less than 700pS.
The
ASM5P2308A
is
ASM5P2308A
allows the input clock to be directly applied to the outputs
for chip and system testing purposes.
Multiple ASM5P2308A devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
700pS.
available
in
five
different
Two banks of four outputs, tri-stateable by two select
inputs.
configurations(Refer “ASM5P2308A Configurations” Table).
The ASM5P2308A-1 is the base part, where the output
frequencies equal the reference if there is no counter in the
feedback path. The ASM5P2308A-1H is the high-drive
version of the -1 and the rise and fall times on this device
are much faster.
Less than 200pS cycle-to-cycle jitter
(-1, -1H,-2, -3, -4, -5H).
Available in 16 pin SOIC and TSSOP packages.
3.3V operation.
Advanced 0.35µ CMOS technology.
Industrial temperature available.
The ASM5P2308A-2 allows the user to obtain 2X and 1X
frequencies on each output bank. The exact configuration
Functional Description
ASM5P2308A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks. It is available in a
16 pin package. The part has an on-chip PLL which locks
to an input clock presented on the REF pin. The PLL
feedback is required to be driven to FBK pin, and can be
obtained from one of the outputs. The input-to-output
propagation delay is guaranteed to be less than 250pS,
and the output-to-output skew is guaranteed to be less than
200pS.
and output frequencies depends on which output drives the
feedback pin. The ASM5P2308A-3 allows the user to
obtain 4X and 2X frequencies on the outputs.
The ASM5P2308A-4 enables the user to obtain 2X clocks
on all outputs.
The ASM5P2308A-5H is a high-drive version with REF/2
on both banks. Thus, the part is extremely versatile, and
can be used in a variety of applications.
The ASM5P2308A has two banks of four outputs each,
which can be controlled by the select inputs as shown in
the Select Input Decoding Table. The select input also
Alliance Semiconductor
2575 Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
Analysis and Research on GSM Mobile Phone RF System (VII)
Code element simulation analysis Because the transmission rate of GSM is 270Kb/s, the time of each code element is 3.69us. Because the transmission system with BT=0.3 is widely used now, the following...
JasonYoo RF/Wirelessly
Have you encountered this problem when using Quartus?
The current license file does not support the …… device. I am using Quartus9.1, but this problem will occur no matter which device I choose to edit....
eeleader FPGA/CPLD
About MSP430AFE253 connected to a high-precision AD to measure voltage
I would like to ask, I can use msp430afe253 to measure the voltage when the machine is working, and the error after converting it to current can be 1-2mA, but when the machine is in standby mode, the ...
hyf610009776 Microcontroller MCU
cadence
How to crack cadence 16.3?...
春暖花开 Embedded System
TCS230 Color Sensor
Recently received a new sensor - TCS230. After checking some information on the Internet, I feel that this film may not be as mature as 51, or even if it is mature, it has become commercial. There are...
longyan993 Sensor
[AT-START-F403A Review] Part 6: On-chip Flash performance test
1. Introduction The previous article talked about Flash Demo. This article will talk about the performance of [AT-START-F403A]. It is better to understand the performance of Flash so that you can gras...
PowerWorld Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1339  1872  1230  1626  405  27  38  25  33  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号