EEWORLDEEWORLDEEWORLD

Part Number

Search

ASM5P2308AF-3-16-SR

Description
3.3V Zero-Delay Buffer
Categorylogic    logic   
File Size383KB,18 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Environmental Compliance
Download Datasheet Parametric View All

ASM5P2308AF-3-16-SR Overview

3.3V Zero-Delay Buffer

ASM5P2308AF-3-16-SR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerALSC [Alliance Semiconductor Corporation]
Parts packaging codeSOIC
package instructionSOP,
Contacts16
Reach Compliance Codeunknow
series2308
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G16
length9.905 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals16
Actual output times8
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.4 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
minfmax133 MHz
September 2005
rev 1.4
3.3V Zero-Delay Buffer
General Features
Zero input - output propagation delay, adjustable by
capacitive load on FBK input.
Multiple configurations - Refer “ASM5P2308A
Configurations “ Table.
Input frequency range: 15MHz to 133MHz
Multiple low-skew outputs.
Output-output skew less than 200pS.
Device-device skew less than 700pS.
The
ASM5P2308A
is
ASM5P2308A
allows the input clock to be directly applied to the outputs
for chip and system testing purposes.
Multiple ASM5P2308A devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
700pS.
available
in
five
different
Two banks of four outputs, tri-stateable by two select
inputs.
configurations(Refer “ASM5P2308A Configurations” Table).
The ASM5P2308A-1 is the base part, where the output
frequencies equal the reference if there is no counter in the
feedback path. The ASM5P2308A-1H is the high-drive
version of the -1 and the rise and fall times on this device
are much faster.
Less than 200pS cycle-to-cycle jitter
(-1, -1H,-2, -3, -4, -5H).
Available in 16 pin SOIC and TSSOP packages.
3.3V operation.
Advanced 0.35µ CMOS technology.
Industrial temperature available.
The ASM5P2308A-2 allows the user to obtain 2X and 1X
frequencies on each output bank. The exact configuration
Functional Description
ASM5P2308A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks. It is available in a
16 pin package. The part has an on-chip PLL which locks
to an input clock presented on the REF pin. The PLL
feedback is required to be driven to FBK pin, and can be
obtained from one of the outputs. The input-to-output
propagation delay is guaranteed to be less than 250pS,
and the output-to-output skew is guaranteed to be less than
200pS.
and output frequencies depends on which output drives the
feedback pin. The ASM5P2308A-3 allows the user to
obtain 4X and 2X frequencies on the outputs.
The ASM5P2308A-4 enables the user to obtain 2X clocks
on all outputs.
The ASM5P2308A-5H is a high-drive version with REF/2
on both banks. Thus, the part is extremely versatile, and
can be used in a variety of applications.
The ASM5P2308A has two banks of four outputs each,
which can be controlled by the select inputs as shown in
the Select Input Decoding Table. The select input also
Alliance Semiconductor
2575 Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
Looking for a complete solution for SD card video recorder
Technical requirements: 1. Imaging equipment: 1/3 inch color CCD 2. Minimum pixel: 640×480 3. Minimum horizontal resolution: 420 lines 4. Compression method: MPEG-4, H.263 5. Minimum frame rate: 30fps...
zyf1987 Industrial Control Electronics
msp430G2553 clock problem
I set LFXT1 to VLO, then MCLK to VLO, and then divide by 8. My understanding is that now MCLK is 12/8=1.5KHZ. Then, if P1.0 output is required to be high for about 1 second, it should be executed 1000...
kib Microcontroller MCU
Copy the DSP TMS320F28XXX program segment from flash to ram and run it
Abstract This application report and associated code provide a way to copy compiled program segments from flash to ram on a TMS320F28xxx, which can increase the speed of code execution. This solution ...
Jacktang DSP and ARM Processors
Does anyone have IAR file package that supports R7F0C?
I can't find it, please share it, thank you!...
keil51 Renesas Electronics MCUs
Please help me look at this code. I don't understand it.
I have a program here void LCD_SetWindows(uint16_t xStart,uint16_t yStart,uint16_t xLong,uint16_t yLong) { LCD_SetCursor(xStart,yStart); LCD_WriteReg(0x0050,xStart); /* Horizontal GRAM starting positi...
yangzichen stm32/stm8
Share VS-RD-RK3288 Android platform description
Share VS-RD-RK3288 Android platform description: Android system compilation of the entire source code package has very high requirements for PC hardware. It is not recommended to use virtual machine c...
videostrong PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2172  143  768  1109  831  44  3  16  23  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号