2200BGG200J22JB datasheet, PDF

2200BGG200J22JB: DescriptionStrain Guage Sensor, Gage, 0Psi Min, 200Psi Max, 0.15%, 4-20mA, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200BGG200J22JB Overview

Strain Guage Sensor, Gage, 0Psi Min, 200Psi Max, 0.15%, 4-20mA, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Maximum accuracy(%)	0.15%
shell	STAINLESS STEEL
Nominal offset	4MA
Maximum operating temperature	80 °C
Minimum operating temperature	-20 °C
Output range	4-20mA
Output type	ANALOG CURRENT
Package Shape/Form	CYLINDRICAL
port type	9/16 MALE WITH SNUBBER
Maximum pressure range	200 Psi
Minimum pressure range
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	7 V
Termination type	PLASTIC CABLE GLAND
Base Number Matches	1

ESD Classic Answers: Share a classic ESD solution and learn together! @...; huneybin Power technology

An error occurred when the program was generated. I don’t know why?: The compilation is correct, I don't know why the file cannot be generated...; Ivanka 51mcu

About program optimization issues: When programming with Keil or IAR, I find it difficult to use its optimization function. Once it is used, the program cannot run normally, especially the high-level optimization. I think I should make...; dlyltm Microcontroller MCU

Triangle wave comparison method PWM tracking algorithm: I am learning PWM current tracking recently. There is a triangle wave comparison method PWM tracking algorithm commonly used in APF. My program idea is to set the 2812 counter to increase or decrease ...; xzyxtt DSP and ARM Processors

IP core interconnection strategy and specifications: With the development of ultra-deep submicron technology, IC design capabilities and process capabilities have been greatly improved. The use of SoC (System on Chip) to integrate microprocessors, IP co...; eeleader FPGA/CPLD

Study on the influence of chip power pin decoupling capacitor and via position: 318863 1. Topic: When designing PCB, the power pin of the chip usually needs to add 0.1uF decoupling capacitor. The decoupling capacitor is placed near the pin, and a via is made near the power layer ...; zhengzhiyi312 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components