EEWORLDEEWORLDEEWORLD

Part Number

Search

ASM5P23S08AF-4-16-TR

Description
3.3V Zero Delay Buffer
Categorylogic    logic   
File Size405KB,18 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

ASM5P23S08AF-4-16-TR Overview

3.3V Zero Delay Buffer

ASM5P23S08AF-4-16-TR Parametric

Parameter NameAttribute value
MakerALSC [Alliance Semiconductor Corporation]
Parts packaging codeTSSOP
package instructionTSSOP,
Contacts16
Reach Compliance Codeunknow
series23S
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G16
length5 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals16
Actual output times8
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
width4.4 mm
minfmax133 MHz
September 2005
rev 1.4
ASM5P23S08A
3.3V ‘SpreadTrak’ Zero Delay Buffer
General Features
Zero input - output propagation delay, adjustable by
capacitive load on FBK input.
Multiple
configurations
-
Refer
“ASM5P23S08A
Configurations” Table.
Input frequency range: 15MHz to 133MHz
Multiple low-skew outputs.
o
Output-output skew less than 200pS.
o
Device-device skew less than 700pS.
o
Two banks of four outputs, three-stateable by two
select inputs.
Less than 200pS Cycle-to-cycle jitter
(-1, -1H, -2, -3, -4, -5H).
Available in 16 pin SOIC and TSSOP Packages.
3.3V operation.
Advanced 0.35µ CMOS technology.
Industrial temperature available.
‘SpreadTrak’.
The ASM5P23S08A has two banks of four outputs each,
which can be controlled by the select inputs as shown in
the
Select Input Decoding Table.
The select input also
allows the input clock to be directly applied to the outputs
for chip and system testing purposes.
Multiple ASM5P23S08A devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
700pS.
The
ASM5P23S08A
(Refer
is
available
in
five
different
configurations
“ASM5P23S08A
Configurations
Table). The ASM5P23S08A-1 is the base part, where the
output frequencies equal the reference if there is no
counter in the feedback path. The ASM5P23S08A-1H is
the high-drive version of the -1 and the rise and fall times
on this device are faster.
The ASM5P23S08A-2 allows the user to obtain 2X and 1X
frequencies on each output bank. The exact configuration
and output frequencies depends on which output drives the
feedback pin. The ASM5P23S08A-3 allows the user to
obtain 4X and 2X frequencies on the outputs.
The ASM5P23S08A-4 enables the user to obtain 2X clocks
on all outputs. Thus, the part is extremely versatile, and
can be used in a variety of applications.
The ASM5P23S08A-5H is a high-drive version with REF/2
on both banks
Functional Description
ASM5P23S08A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks. It is available in a
16 pin package. The part has an on-chip PLL, which locks
to an input clock, presented on the REF pin. The PLL
feedback is required to be driven to FBK pin, and can be
obtained from one of the outputs. The input-to-output
propagation delay is guaranteed to be less than 250pS,
and the output-to-output skew is guaranteed to be less than
200pS.
Alliance Semiconductor
2575 Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
New Year's greetings guessing contest---Shandong version
Here comes the Shandong version of New Year's greetings, easy to guess! Good luck to everyone:) [audio]attach://228136.mp3[/audio]...
yaoyuanytu Talking
Why does the vertical axis display range become wider when the graph displays the image in CCS simulation?
The design in dual time is shown in the figure above. The size of both buffers is 256.However, the result after running the simulation is shown in the figure above. The vertical axis can only display ...
邻家小妹 DSP and ARM Processors
28335 FLASH boot runs in external memory
If you want to run data in the external RAM, you need to modify the CMD file. Do you need to use #pragma CODE_SECTION(symbol,"xintffuncs"); to specify the code execution section, and then add the foll...
jessica Microcontroller MCU
The production and circuit diagram of three-tone doorbell
The production and circuit diagram of three-tone doorbellhttp://www.songzhige.com/post/1889.html...
mydepc3721 Industrial Control Electronics
1 hour introduction to C language[4]
(VIII) //The above text was written in May 2005. Due to time constraints, I have not been able to complete it. Recently, I have been bored and continued to write some text. The following was written o...
tonytong MCU
Modelsim simulation has no waveform, please help
[size=16px][size=5]I wrote a project based on the FIR example of Quartus and wanted to simulate it to see the result, but no waveform came out no matter what I did. Even the clock could not be generat...
gongdragon FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 954  2198  648  2246  2797  20  45  14  46  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号