EEWORLDEEWORLDEEWORLD

Part Number

Search

SV56JC271ZAA

Description
Ceramic Capacitor, Multilayer, Ceramic, 4000V, 80% +Tol, 20% -Tol, X7R, 15% TC, 0.00027uF, Through Hole Mount, 5520, RADIAL LEADED
CategoryPassive components    capacitor   
File Size222KB,3 Pages
ManufacturerAVX
Download Datasheet Parametric View All

SV56JC271ZAA Overview

Ceramic Capacitor, Multilayer, Ceramic, 4000V, 80% +Tol, 20% -Tol, X7R, 15% TC, 0.00027uF, Through Hole Mount, 5520, RADIAL LEADED

SV56JC271ZAA Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 5520
Reach Compliance Code_compli
ECCN codeEAR99
capacitance0.00027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high10.793 mm
JESD-609 codee0
length14 mm
Manufacturer's serial numberSV
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formRadial
method of packingBULK
positive tolerance80%
Rated (DC) voltage (URdc)4000 V
seriesSV
size code5520
surface mountNO
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal pitch10.16 mm
Terminal shapeWIRE
width5.08 mm
High Voltage MLC Radials (SV Style)
Application Information on High Voltage MLC Capacitors
High value, low leakage and small size are difficult parameters
to obtain in capacitors for high voltage systems. AVX special
high voltage MLC radial leaded capacitors meet these
performance characteristics. The added advantage of these
capacitors lies in special internal design minimizing the electric
field stresses within the MLC. These special design criteria
result in significant reduction of partial discharge activity within
the dielectric and having, therefore, a major impact on long-
term reliability of the product. The SV high voltage radial
capacitors are conformally coated with high insulation
resistance, high dielectric strength epoxy eliminating the
possibility of arc flashover.
The SV high voltage radial MLC designs exhibit low ESRs at
high frequency. The same criteria governing the high voltage
design carries the added benefits of extremely low ESR in
relatively low capacitance and small packages. These
capacitors are designed and are ideally suited for applications
such as snubbers in high frequency power converters,
resonators in SMPS, and high voltage coupling/DC blocking.
C0G Dielectric
General Specifications
Capacitance Range
10 pF to .15 μF
(+25°C, 1.0 ±0.2 Vrms at 1kHz,
for ≤100 pF use 1 MHz)
Capacitance Tolerances
±5%; ±10%; ±20%
Operating Temperature Range
-55°C to +125°C
Temperature Characteristic
0 ± 30 ppm/°C
Voltage Ratings
600 VDC thru 5000 VDC (+125°C)
Dissipation Factor
0.15% max.
(+25°C, 1.0 ±0.2 Vrms at 1kHz,
for ≤100 pF use 1 MHz)
Insulation Resistance
(+25°C, at 500V)
100K MΩ min. or 1000 MΩ-μF min.,
whichever is less
Insulation Resistance
(+125°C, at 500V)
10K MΩ min., or 100 MΩ-μF min.,
whichever is less
Dielectric Strength
120% rated voltage, 5 seconds
Life Test
100% rated and +125°C
X7R Dielectric
General Specifications
Capacitance Range
100 pF to 2.2 μF
(+25°C, 1.0 ±0.2 Vrms at 1kHz)
Capacitance Tolerances
±10%; ±20%; +80%, -20%
Operating Temperature Range
-55°C to +125°C
Temperature Characteristic
±15% (0 VDC)
Voltage Ratings
600 VDC thru 5000 VDC (+125°C)
Dissipation Factor
2.5% max.
(+25°C, 1.0 ±0.2 Vrms at 1kHz)
Insulation Resistance
(+25°C, at 500V)
100K MΩ min., or 1000 MΩ-μF min.,
whichever is less
Insulation Resistance
(+125°C, at 500V)
10K MΩ min., or 100 MΩ-μF min.,
whichever is less
Dielectric Strength
120% rated voltage, 5 seconds
Life Test
100% rated and +125°C
74
Homemade USBISP download cable
E. 1 Problem statement In the process of AVR teaching and development application practice for many years, the author has been using the ISP download cable compatible with STK200/STK300 recommended in...
fengzilele MCU
Can current DSP realize software radio (SDR) in the absolute sense?
It doesn't necessarily mean high-frequency digital communication, but general medium wave/short wave/FM receivers.What I mean in absolute terms is: antenna->A/D->DSP->power amplifier .Perhaps the bott...
luoshen DSP and ARM Processors
I have a little confusion and hope to get an answer (very anxious)
I am a senior student and will graduate soon. I am studying electronic information engineering. I am now learning 51 single-chip microcomputer because I think it is easy to get started, but I don’t wa...
9043075 Embedded System
[FPGA Open Source Tutorial Series] Chapter 7 State Machine Design Example
[align=center][color=#000][size=15px][b][size=6]State Machine Design Example[/size][/b][/size][/color][/align][align=center][color=#000][size=15px][b][size=6] [/size][/b][/size][/color][/align][align=...
芯航线跑堂 FPGA/CPLD
[Share] Offset Current and Offset Voltage of Op Amp
[table][tr][td]The offset current and offset voltage of the op amp will affect the zero point of the op amp. I have read some information for a few days during the National Day holiday... I will sort ...
linda_xia Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1237  2279  1465  396  630  25  46  30  8  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号