EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70914S20G

Description
Dual-Port SRAM, 4KX9, 20ns, CMOS, CPGA68, PGA-68
Categorystorage    storage   
File Size169KB,11 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT70914S20G Overview

Dual-Port SRAM, 4KX9, 20ns, CMOS, CPGA68, PGA-68

IDT70914S20G Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codePGA
package instructionPGA-68
Contacts68
Reach Compliance Codecompli
ECCN codeEAR99
Maximum access time20 ns
Other featuresAUTOMATIC POWER-DOWN; LOW POWER STANDBY MODE; SELF TIMED WRITE
JESD-30 codeS-CPGA-P68
JESD-609 codee0
length29.464 mm
memory density36864 bi
Memory IC TypeDUAL-PORT SRAM
memory width9
Number of functions1
Number of ports2
Number of terminals68
word count4096 words
character code4000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4KX9
Output characteristics3-STATE
ExportableYES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Package shapeSQUARE
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Maximum seat height5.207 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
Maximum time at peak reflow temperature20
width29.464 mm
HIGH SPEED 36K (4K X 9)
SYNCHRONOUS
DUAL-PORT RAM
Features
x
IDT70914S
x
x
x
High-speed clock-to-data output times
– Military: 20/25ns (max.)
– Commercial: 12/15/20ns (max.)
Low-power operation
– IDT70914S
Active: 850 mW (typ.)
Standby: 50 mW (typ.)
Architecture based on Dual-Port RAM cells
– Allows full simultaneous access from both ports
Synchronous operation
– 4ns setup to clock, 1ns hold on all control, data, and address
inputs
– Data input, address, and control registers
x
x
x
x
x
x
x
– Fast 12ns clock to data out
– Self-timed write allows fast cycle times
– 17ns cycle times, 58MHz operation
TTL-compatible, single 5V (+ 10%) power supply
Clock Enable feature
Guaranteed data output hold times
Available in 68-pin PGA, PLCC, and 80-pin TQFP
Military product compliant to MIL-PRF-38535 QML
Industrial temperature range (-40°C to +85°C) is available
for selected speeds.
Recommended for replacement of IDT7099 (4K x 9) if
separate 9th bit data control signals are not required.
Functional Block Diagram
REGISTER
REGISTER
I/O
0-8L
WRITE
LOGIC
MEMOR
MEMORY
Y
ARRAY
ARRAY
WRITE
LOGIC
I/O
0-8R
SENSE
SENSE
AMPS DECODER DECODER AMPS
OE
L
CLK
L
CLKEN
L
Self-
timed
Write
Logic
REG
en
REG
en
OE
R
CLK
R
CLKEN
R
Self-
timed
Write
Logic
R/W
L
CE
L
REG
REG
R/W
R
CE
R
3490 drw 01
A
0L
-A
11L
A
0R
-A
11R
JUNE 1999
1
©1999 Integrated Device Technology, Inc.
DSC-3490/5

IDT70914S20G Related Products

IDT70914S20G IDT70914S15G IDT70914S20GB IDT70914S25GB IDT70914S12G
Description Dual-Port SRAM, 4KX9, 20ns, CMOS, CPGA68, PGA-68 Dual-Port SRAM, 4KX9, 15ns, CMOS, CPGA68, PGA-68 Dual-Port SRAM, 4KX9, 20ns, CMOS, CPGA68, PGA-68 Dual-Port SRAM, 4KX9, 25ns, CMOS, CPGA68, PGA-68 Dual-Port SRAM, 4KX9, 12ns, CMOS, CPGA68, PGA-68
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible
Parts packaging code PGA PGA PGA PGA PGA
package instruction PGA-68 PGA, PGA-68 PGA, PGA68,11X11 PGA,
Contacts 68 68 68 68 68
Reach Compliance Code compli compliant not_compliant not_compliant compliant
ECCN code EAR99 EAR99 3A001.A.2.C 3A001.A.2.C EAR99
Maximum access time 20 ns 15 ns 20 ns 25 ns 12 ns
Other features AUTOMATIC POWER-DOWN; LOW POWER STANDBY MODE; SELF TIMED WRITE AUTOMATIC POWER-DOWN; LOW POWER STANDBY MODE; SELF TIMED WRITE AUTOMATIC POWER-DOWN; LOW POWER STANDBY MODE; SELF TIMED WRITE AUTOMATIC POWER-DOWN; LOW POWER STANDBY MODE; SELF TIMED WRITE AUTOMATIC POWER-DOWN; LOW POWER STANDBY MODE; SELF TIMED WRITE
JESD-30 code S-CPGA-P68 S-CPGA-P68 S-CPGA-P68 S-CPGA-P68 S-CPGA-P68
JESD-609 code e0 e0 e0 e0 e0
length 29.464 mm 29.464 mm 29.464 mm 29.464 mm 29.464 mm
memory density 36864 bi 36864 bit 36864 bit 36864 bit 36864 bit
Memory IC Type DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM
memory width 9 9 9 9 9
Number of functions 1 1 1 1 1
Number of ports 2 2 2 2 2
Number of terminals 68 68 68 68 68
word count 4096 words 4096 words 4096 words 4096 words 4096 words
character code 4000 4000 4000 4000 4000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 125 °C 125 °C 70 °C
organize 4KX9 4KX9 4KX9 4KX9 4KX9
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Exportable YES YES YES YES YES
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code PGA PGA PGA PGA PGA
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 225 225 225 225 225
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.207 mm 5.207 mm 5.207 mm 5.207 mm 5.207 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V
surface mount NO NO NO NO NO
technology CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL MILITARY MILITARY COMMERCIAL
Terminal surface TIN LEAD Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form PIN/PEG PIN/PEG PIN/PEG PIN/PEG PIN/PEG
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location PERPENDICULAR PERPENDICULAR PERPENDICULAR PERPENDICULAR PERPENDICULAR
Maximum time at peak reflow temperature 20 30 20 30 30
width 29.464 mm 29.464 mm 29.464 mm 29.464 mm 29.464 mm
Maker IDT (Integrated Device Technology) - IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1580  2603  1322  2922  2915  32  53  27  59  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号