EEWORLDEEWORLDEEWORLD

Part Number

Search

XD1212A55AMR-G

Description
FIXED POSITIVE LDO REGULATOR
CategoryPower/power management    The power supply circuit   
File Size2MB,27 Pages
ManufacturerIXYS
Environmental Compliance  
Download Datasheet Parametric View All

XD1212A55AMR-G Overview

FIXED POSITIVE LDO REGULATOR

XD1212A55AMR-G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIXYS
package instructionLSSOP,
Reach Compliance Codecompli
ECCN codeEAR99
Maximum drop-back voltage 10.21 V
Maximum input voltage10 V
Minimum input voltage6.55 V
JESD-30 codeR-PDSO-G5
length2.9 mm
Number of functions1
Number of terminals5
Working temperatureTJ-Max125 °C
Maximum output current 10.06 A
Maximum output voltage 15.661 V
Minimum output voltage 15.439 V
Nominal output voltage 15.55 V
Package body materialPLASTIC/EPOXY
encapsulated codeLSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height1.3 mm
surface mountYES
technologyCMOS
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width1.6 mm
IXD1209/12
High Speed LDO Regulator with ON/OFF Control
FEATURES
o
o
o
o
o
o
o
o
Output Current up to 150 mA (300 mA for
IXD2109E/H type)
Output Voltage Range from 0.9 V to 6.0 V with
0.05 V increments
Output Voltage Accuracy ±2% (at V
OUT
> 1.5 V),
± 30 mV (at V
OUT
1.5 V)
Dropout Voltage 60 mV @ 30 mA , 0.20 V @
100 mA
Maximum Operating Voltage 10 V
Low Power Consumption at 25
µA
typical
Standby Current less than 0.1 µA typical
Ripple Rejection 70 dB at 10 kHz
Low ESR Ceramic Capacitor compatible
0
Operating Ambient Temperature - 40 + 85 C
Packages : SOT-25, SOT-89-5 , and USP-6B
EU RoHS Compliant, Pb Free
DESCRIPTION
The IXD1209/12 are a highly precise, low noise,
positive voltage LDO regulators manufactured using
CMOS processes. The IXD1209/12 have a high
ripple rejection factor and low dropout. They consist
of a voltage reference, an error amplifier, a current
limiter, a phase compensation circuit, and a driver
transistor.
Output voltage is selectable in 0.05V increments
within a range of 0.9 V ~ 6.0 V.
The IXD1209/12 are compatible with low ESR
ceramic capacitors, and due excellent transient
response, they maintain stability even during
significant load fluctuations. The current limiter's
foldback circuit operates also as a short circuit
protection.
The chip enable (CE) function allows disable IC,
greatly reducing power consumption.
Regulator
is available in SOT-25, SOT-89-5, and
USP-6B packages.
o
o
o
o
APPLICATIONS
o
o
o
o
Mobile phones
Cameras, VCRs
Various portable equipment
Reference voltage source
TYPICAL APPLICATION CIRCUIT
TYPICAL PERFORMANCE CHARACTERISTIC
Supply Current vs. Input Voltage (
IXD1209/12 F122)
© 2014 IXYS Corp.
Characteristics subject to change without notice
1
Doc. No. IXD1209/12_DS, Rev. N0
Comparison of the three major open source hardware: Arduino vs BeagleBone vs Raspberry Pi
This article was written by Roger Meike and published on Digital Dinner. The article compares the three most popular and representative open source hardware platforms: Arduino Uno, BeagleBone and Rasp...
john_wang Linux and Android
RC voltage reduction principle
[size=4]The working principle of capacitor voltage reduction is not complicated. Its working principle is to use the capacitive reactance generated by the capacitor under a certain AC signal frequency...
Jacktang Analogue and Mixed Signal
Do you love reviewing? Sign up for eeworld reviewing expert and get more reviewing opportunities and reviewing benefits~~
[align=left][img]https://12.eewimg.cn/bbs/data/attachment/forum/201606/16/083602fro9o9o9bfbzlufj.jpg.thumb.jpg[/img][/align] EEWORLD has once again issued a recruitment order for evaluation experts!...
okhxyyo Suggestions & Announcements
Xilinx FPGA dedicated data
We have learned that for a certain company and a certain FPGA, there are specific timing and resource optimization strategies. This is because each FPGA has different dedicated modules and different l...
wenhuawu FPGA/CPLD
[Transfer] The original principle of DC-DC converter is like this
[p=null, 2, left][color=rgb(51, 51, 51)]In the design process of power products, if engineers can reasonably use the working principle knowledge and performance characteristics of [b]DC-DC converters[...
okhxyyo Power technology
Who has a program for using the MSP430F5438/A timer to trigger ADC sampling?
There is no official example for MSP430F5438/A. How to configure the corresponding registers for these three trigger sources Timer_A.OUT1, Timer_B.OUT0, and Timer_B.OUT1? In addition, which outputs of...
jxsl Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2158  1734  1172  1411  1180  44  35  24  29  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号