EEWORLDEEWORLDEEWORLD

Part Number

Search

AX5MCF1-164.0625

Description
CML Output Clock Oscillator, 164.0625MHz Nom,
CategoryPassive components    oscillator   
File Size2MB,13 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

AX5MCF1-164.0625 Overview

CML Output Clock Oscillator, 164.0625MHz Nom,

AX5MCF1-164.0625 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAbracon
Reach Compliance Codecompli
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; BULK
maximum descent time0.4 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Nominal operating frequency164.0625 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCML
Output load50 OHM
physical size5.0mm x 3.2mm x 1.4mm
longest rise time0.4 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
ClearClock™ | Ultra-Low Jitter & Power Optimized 5.0 x 3.2 mm XO
AX5
5.0 x 3.2 x 1.4 mm
R
o
HS/RoHS
II
Compliant
MSL = 1
ESD Sensitive
Pb
Features
Ultra-Low Jitter: 125 fs Typ RMS
(200fs MAX, F>250MHz); spurs included
Available with any frequency from 50MHz to 2100MHz
Factory programmable; samples available within 1-2 week
lead times
Lowest in-class power consumption (60mA Typ LVDS)
±20ppm stability (-40 to +85ºC)
3.3V, 2.5V, 1.8V Vdd supply
LVPECL, LVDS, HCSL, & CML differential output options
Industry standard 5.0 x 3.2mm footprint
Applications
Networking & communications
10G/40G/100G optical Ethernet
RF systems, base stations (BTS)
Datacenter
PCI Express
Test & measurement
Options and Part Identification
[Note 1]
AX5
(1): Output
P: LVPECL
D: LVDS
(*)
H: HCSL
(**)
M: CML
(*)
(*) Frequency range
limited to: 100~2100MHz
(**) Frequency range
limited to: 50~700MHz
(6): Packaging
(3): Stability over OTR
D: ±15ppm over -20°C to +70°C
F: ±20ppm over -40°C to +85°C
Blank: Bulk
(*)
T: Tape & Reel 250 units
(*) MOQ: 25 units
A: 3.3V
B: 2.5V
C: 1.8V
(*)
(*) Excluding
LVPECL
(2): V
dd
(4): OE Function
1: OE Pin 1; Active High
2: OE Pin 1; Active Low
3: OE Pin 2; Active High
4: OE Pin 2; Active Low
(5): Output Frequency
in MHz
Please specify the frequency in
units of MHz out to
4 digit
accuracy after the decimal.
Example:
“156.2500”=156.25000MHz
Part Number Example:
AX5PAF1-644.53125
Note 1: Contact Abracon for non-standard part number configurations and/or requests with carrier frequency callouts up to 5 & 6 digit accuracy after the decimal.
LLC
5101 Hidden Creek Ln Spicewood TX 78669
Phone: 512-371-6159 | Fax: 512-351-8858
For terms and conditions of sales, please visit:
www.abracon.com
ABRACON IS
REVISED:
04.15.2019
ISO9001-2015
CERTIFIED
Quartus 9.0 timing simulation delay issue?
Latency Issues I always find a delay of several nanoseconds when simulating. When I switch the simulation mode from timing to functional, an error occurs. I am using Quartus II 9.0 web version and I d...
eeleader-mcu FPGA/CPLD
Enumerate embedded devices as WinUSB devices
As the most popular and universal interface on PC, USB interface can connect various types of devices, has simple connection, plug and play, supports hot plug, does not need to provide independent pow...
Aguilera Microcontroller MCU
[TI DLP Creative Collection] Apply DLP to cameras to achieve various functions.
[p=30, 2, left][font=微软雅黑][size=2]DLP's control of light is equivalent to a light switch. As a pseudo-photography enthusiast, I immediately thought of the "ghost idea" of using DLP to control the expo...
sdx474621895 TI Technology Forum
Is there anyone who has used MAX3111E? Please share your experience
I've recently used this chip to implement SPI to SCI conversion. There is no problem when sending, but there is a problem when receiving data. For example, if the PC sends 5 data 1,2,3,4,5, then the M...
silence0574 DSP and ARM Processors
Four common ideas and techniques for FPGA design
This article discusses four commonly used FPGA/CPLD design ideas and techniques: ping-pong operation, serial-to-parallel conversion, and FPGA/CPLD design ideas and techniques. ][/url]、[url=http://www....
eeleader FPGA/CPLD
EEWORLD University - Introduction to Atmel Software Framework (ASF) (Part 1)
Atmel Software Framework (ASF) Introduction (Part 1) : https://training.eeworld.com.cn/course/462Get to know more about Atmel Software Framework , a collection of product source code such as drivers, ...
dongcuipin Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 866  2715  783  1473  1300  18  55  16  30  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号