REVISIONS
LTR
A
DESCRIPTION
Added new note 5 to section 1.3, renumbered remaining notes.
Deleted the designation for case outline Z in section 1.3, Z was a typo.
Added note to end of section 1.6.3, and updated the figure in Table I
note 10. ksr
Add device types 05 through 08 to section 1.2.2; add and edit footnote
designations in section 1.2.2 and the corresponding footnotes at
bottom of page 2. Made additional changes in paragraphs for
inclusion of devices 05 through 08 where applicable. Added new test
in 4.4.1.f.(4) for thermal runaway. Made changes to Table I where
applicable, also corrected figure in footnote 6/ of Table I. ksr
Add case outlines Z and U; modify needed paragraphs to
accommodate the addition of the case outlines. Make changes to
Table I; clarifications for 5 V tolerance, standby currents, and I/O
related changes. Modified footnote 3/ for Table IIB. ksr
DATE (YR-MO-DA)
07-04-23
APPROVED
Robert M. Heber
B
08-03-11
Robert M. Heber
C
09-08-17
Charles F. Saffle
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
C
35
C
15
C
36
C
16
C
37
C
17
C
38
C
18
REV
SHEET
PREPARED BY
Kenneth Rice
CHECKED BY
Rajesh Pithadia
APPROVED BY
C
19
C
20
C
21
C
1
C
22
C
2
C
23
C
3
C
24
C
4
C
25
C
5
C
26
C
6
C
27
C
7
C
28
C
8
C
29
C
9
C
30
C
10
C
31
C
11
C
32
C
12
C
33
C
13
C
34
C
14
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS
AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
AMSC N/A
http://www.dscc.dla.mil
Raymond Monnin
DRAWING APPROVAL DATE
06-04-20
REVISION LEVEL
C
MICROCIRCUIT, MEMORY, DIGITAL,
CMOS, FIELD PROGRAMMABLE GATE
ARRAY,
250,000
GATES, MONOLITHIC
SILICON
SIZE
A
SHEET
CAGE CODE
67268
1 OF
38
5962-04219
5962-E406-09
DSCC FORM 2233
APR 97
1. SCOPE
1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and
M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the
Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the
PIN.
1.2 PIN. The PIN is as shown in the following example:
5962
|
|
|
Federal
stock class
designator
\
-
|
|
|
RHA
designator
(see 1.2.1)
\/
Drawing number
1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and
are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A
specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
1.2.2 Device type(s). The device type(s) identify the circuit function as follows:
Device type
01
02
03
04
05
06
07
08
Generic number
RTAX250S
RTAX250S-1
RTAX250S
RTAX250S-1
RTAX250SL
RTAX250SL-1
RTAX250SL
RTAX250SL-1
Circuit function
250,000 gate field programmable gate array
250,000 gate field programmable gate array
250,000 gate field programmable gate array
250,000 gate field programmable gate array
250,000 gate field programmable gate array
250,000 gate field programmable gate array
250,000 gate field programmable gate array
250,000 gate field programmable gate array
1/
2/
1/
4/
1/
4/
1/
04219
01
|
|
|
Device
type
(see 1.2.2)
/
Q
|
|
|
Device
class
designator
(see 1.2.3)
X
|
|
|
Case
outline
(see 1.2.4)
C
|
|
|
Lead
finish
(see 1.2.5)
3/
4/
5/
4/ 6/
Note: These devices are specified at junction operating temperature and not at case operating temperature.
1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level
as follows:
Device class
Device requirements documentation
M
Q or V
Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN
class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Certification and qualification to MIL-PRF-38535
1/
2/
3/
4/
5/
6/
Timing performance of the RTAX250S-1 and RTAX250SL-1 devices shall be approximately 15% faster than the
RTAX250S and RTAX250SL devices respectively (End users may select the appropriate device speed grade through
timing calculations based on timing simulation of specific designs with manufacturer's Libero/Designer software, see 6.7
herein).
Device type 03 is device type 01 with additional testing (see 4.2.2.f).
Device type 04 is device type 02 with additional testing (see 4.2.2.f).
Silicon used for all devices are the same silicon, at 125C final electrical test, device type 05 to 08 is screened to a lower
ICCA limit (see Table I herein).
Device type 07 is device type 05 with additional testing (see 4.2.2.f).
Device type 08 is device type 06 with additional testing (see 4.2.2.f).
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
A
REVISION LEVEL
5962-04219
SHEET
C
2
1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:
Outline letter
Descriptive designator
Terminals
Package style
X
Y
Z
U
See figure 1
See figure 1
See figure 1
See figure 1
352
208
624
624
Ceramic Quad Flat Pack
Ceramic Quad Flat Pack
Ceramic Land Grid Array (LGA)
Ceramic Column Grid Array (CGA)
1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535,
appendix A for device class M.
1.3 Absolute maximum ratings (for 1.5V/1.8V/2.5V/3.3V operating conditions). 7/
DC core supply voltage (V
CCA
) ........................................................ -0.3 to +1.7 V
DC I/O supply voltage (V
CCI
) ............................................................ -0.3 to +3.75 V
DC supply voltage for differential I/Os (V
CCDA
) ................................ -0.3 to +3.75 V
DC I/O reference voltage (V
REF
) ...................................................... -0.3 to +3.75 V
DC external pump supply voltage (V
PUMP
) ...................................... -0.3 to +3.75 V
Input voltage (V
I
) .............................................................................. -0.5 to +4.1 V 8/
Output voltage (V
O
) .......................................................................... -0.5 to +3.75 V
Storage temperature range (V
STG
) .................................................. -65
o
C to +150
o
C
o
Lead temperature (soldering, 10 seconds) X and Y........................... 300 C
Z and U ......................... 245
o
C
Maximum junction temperature (T
J
) ................................................. 135
o
C
9/
Thermal resistance, junction-to-case (
JC
):
Case outline X ............................................................................... 0.7
o
C/W 10/ 13/
Case outlines Y .............................................................................. 0.8
o
C/W 10/ 13/
Case outlines Z and U .................................................................... 3.8
o
C/W 11/ 13/
Thermal resistance, junction-to-board (
JB
)
for case outline U ......... 4.6
o
C/W 12/ 13/
AC core supply transient voltage (V
CCA
) ........................................... -0.3 to +1.8 V 14/
7/
8/
9/
Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the
maximum levels may degrade performance and affect reliability.
Overshoot/Undershoot limits: For AC signals, the input signal may undershoot during transitions to -1.0 V for no longer
than 10% of the period or 11 ns whichever is smaller. Current during the transition must not exceed 95 mA. For AC
signals, the input signal may overshoot during transitions to V
CCI
+ 1.0 V for no longer than 10% of the period or 11 ns
whichever is smaller. Current during the transition must not exceed 95 mA. Note: This specification does not apply to the
PCI standard. The PCI I/Os of this device are compliant to the PCI standard including the PCI overshoot/undershoot
specifications.
Maximum junction temperature shall not be exceeded except for allowable short durations during burn-in screening
conditions in accordance with method 5004 of MIL-STD-883. T
J
= 135
o
C applies with wafer lot numbers starting with
D2xxxx. For older wafer lot numbers starting with D1xxxx, the T
J
= 125
o
C still applies.
JC
for case outlines X and Y refers to the thermal resistance between the junction and the bottom of the package.
11/
JC
for case outlines Z and U refers to the thermal resistance between the junction and the top of the package (surface of
10/
the metal lid).
12/
device is attached to the circuit board).
13/ All thermal resistance data are obtained through simulation with computational fluid dynamic software. For case outlines Z
and U, the
JB
is simulated with 4L/2P SMT board per JESD51.
14/ AC transient V
CCA
limit is for radiation induced transients less than 10s duration, and not intended for repetitive use. Core
voltage spikes from a single event transient will not negatively affect the reliability of the device if, for this non-repetitive
event, the transient does not exceed 1.8 V at any time, and the total time that the transient exceeds 1.575 V does not
exceed 10
s
in duration.
JB
for case outline U refers to the thermal resistance between the junction and the tips of the solder columns (where the
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
A
REVISION LEVEL
5962-04219
SHEET
C
3
1.4 Recommended operating conditions.
1.5V core supply voltage ........................................................................................... 1.425 to 1.575 V dc
1.5V I/O supply voltage .............................................................................................. 1.425 to 1.575 V dc
1.8V I/O supply voltage .............................................................................................. 1.71 to 1.89 V dc
2.5V I/O supply voltage .............................................................................................. 2.375 to 2.625 V dc
3.3V I/O supply voltage .............................................................................................. 3.0 to 3.6 V dc
2.5V V
CCDA
I/O supply voltage (no differential I/O used) .......................................... 2.375 to 2.625 V dc
3.3V V
CCDA
I/O supply voltage (differential or voltage referenced I/O used) ............ 3.0 to 3.6 V dc
3.3V V
PUMP
supply voltage range ............................................................................. 3.0 to 3.6 V dc
Junction operating temperature range (T
J
) ................................................................ -55
o
C to +125
o
C
1.5 Power-Up/Down Sequence. All device I/Os are tri-stated during power-up until normal device operating conditions are
reached, which is when I/Os enter user mode. V
CCA
, V
CCI
, and V
CCDA
can be powered up or powered down in any sequence.
All device I/Os are hot-swap compliant with cold-sparing support (except PCI).
1.5.1 R-cells and I/O Registers. On a chip-wide basis at power-up, all R-cells and I/O Registers are either cleared or preset
by driving the global clear (GCLR) and global preset (GPSET) inputs (see Figure 3). Default setting is to clear all registers
(GCLR = 0 and GPSET =1) at device power-up.
1.6 Device Logic Configuration.
1.6.1 Core array logics include two types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell). C-cell
contains carry logic for efficient arithmetic functions. R-cell appears as a single D-type flip-flop to user, but is implemented in
silicon with triple module redundancy (TMR) to improve SEU performance. Each TMR R-cell consists of three master-slave
latch pairs, each with asynchronous self-correcting feedback paths. Output of the TMR R-cell is the result of the majority voting
of the outputs of the three flip flops in the TMR R-cells. Logic modules are grouped as SuperCluster, each SuperCluster has
two Clusters, and each Cluster includes two C-cells, one R-cell, two transmit (TX) and two receive (RX) routing buffers. Each
SuperCluster also includes an independent buffer module. On the chip level, SuperClusters are organized into core tiles, which
are arrayed to build up the full chip. There are four core tiles in this device and each tile has 176 SuperClusters, resulting in a
total of 1,408 R-cells and 2,816 C-cells in the device.
1.6.2 Clock Resources are available with two types of global clock networks throughout the chip. There are four dedicated
hardwired clock input pins (HCLKA/B/C/D) that will directly drive all the sequential modules (R-cells, I/O registers, embedded
RAM/FIFO). There are also four global clock input pins (CLKE/F/G/H) for routed clock distribution networks that are buffered
prior to clocking the R-cells; the routed clocks can also be programmed to drive S0, S1, PSET, and CLR of a register, or as the
inputs of any C-cell. Input levels for all clocks are compatible with all supported I/O standards (there is a P/N pin pair to
support differential I/O standards). All clock networks have been hardened to improve SEU performance.
1.6.3 Embedded RAM is available as a global resource. There are three 4,608-bit RAM blocks in each tile, with a total of
55,296 bits in the device. Each 4,608-bit RAM block can be organized as 128x36, 256x18, 512x9, 1,024x4, 2,048x2, or 4,096
x1 (Depth x Word in bits), and are cascadable to create larger memory sizes. Each RAM block has independent read and write
ports, which enables simultaneous read and write operations; it also contains its own embedded FIFO controller, allowing the
RAM blocks to be configured as either RAM or FIFO. SRAM structures are susceptible to radiation upsets, to achieve high
level SEU performance; manufacturer has provided an IP core to enhance the SEU tolerance of the embedded RAM blocks by
mitigating upsets with Error Detection and Correction (EDAC) and background memory-refresher (or scrubber). Registers in
the FIFO controller are not hardened for radiation, so when high SEU tolerance is required, the FIFO control unit should be
implemented with core logic. Note: Simultaneous read and write operations to the same address is not supported.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
A
REVISION LEVEL
5962-04219
SHEET
C
4
1.6.4 Multi-Standard I/Os are available on all I/O pins. Below table shows all supported I/O standards.
I/O Standard
LVTTL
LVCMOS 2.5V
LVCMOS 1.8V
LVCMOS 1.5V
3.3V PCI
GTL+ 3.3V
HSTL Class I
SSTL3 Class I and II
SSTL2 Class I and II
LVDS
LVPECL
Input/Output Supply
Voltage (V
CCI
)
3.3
2.5
1.8
1.5
3.3
3.3
1.5
3.3
2.5
2.5
3.3
Input Reference
Voltage (V
REF
)
N/A
N/A
N/A
N/A
N/A
1.0
0.75
1.5
1.25
N/A
N/A
Board Termination
Voltage (V
TT
)
N/A
N/A
N/A
N/A
N/A
1.2
0.75
1.5
1.25
N/A
N/A
Each I/O provides programmable slew rates, drive strength, and weak pull-up and pull-down circuits (in the order of 10k), it
also includes three registers (input (InReg), output (OutReg), and enable (EnReg)). I/Os are organized into eight banks (0-7)
with two banks per device side. Each I/O bank has a common V
CCI
and a common reference-voltage bus. For each I/O bank,
multiple I/O standards may be selected, however, all I/O standards used in the same I/O bank shall have the same V
CCI
value
and the same V
REF
value (when required). V
REF
pin is not pre-defined, any user I/O in the bank can be selected to be a V
REF
.
1.6.5 Routing Resource provides hierarchical routing structure that ties the logic modules, the embedded memory block,
and the I/O modules together. User designs can be implemented with manufacturer’s Designer software (see 6.7 herein),
which includes a Timer that supports timing-driven place-and-route; plus SmartPower for power estimation; PinEditor and I/O
Attribute Editor for I/O assignments and I/O attributes; Netlist Viewer and ChipPlanner for design implementation. Additionally,
Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single
environment (see 6.7 herein).
1.6.6 Calculation for Junction Temperature. The temperature variable in the manufacturer’s Designer software refers to the
junction temperature, not the ambient, case, or board temperature. The operating temperature at case (T
C
) can be calculated
with
JC
=
(
T
J
– T
C
)
P; and the operating temperature at board interface (T
B
) for case outline Z can be calculated with
JB
=
(
T
J
– T
B
)
P. P is the device power consumption, which differs among user designs. Power usage can be determined by
logic cell utilization; clock usage and frequency; input cell utilization and frequency; output cell utilization, V
CCI
level and output
frequency; and static power consumption. The manufacturer’s software tool will assist users on power estimation.
2. APPLICABLE DOCUMENTS
2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a
part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in
the solicitation or contract.
DEPARTMENT OF DEFENSE SPECIFICATION
MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.
DEPARTMENT OF DEFENSE STANDARDS
MIL-STD-883 -
MIL-STD-1835 -
Test Method Standard Microcircuits.
Interface Standard Electronic Component Case Outlines.
DEPARTMENT OF DEFENSE HANDBOOKS
MIL-HDBK-103 -
MIL-HDBK-780 -
List of Standard Microcircuit Drawings.
Standard Microcircuit Drawings.
(Copies of these documents are available online at
http://assist.daps.dla.mil/quicksearch/
or from the Standardization
Document Order Desk, 700 Robins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
DSCC FORM 2234
APR 97
SIZE
A
REVISION LEVEL
5962-04219
SHEET
C
5
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
