EEWORLDEEWORLDEEWORLD

Part Number

Search

A54SX32A-2FG484X79

Description
Field Programmable Gate Array, 2880 CLBs, 48000 Gates, 313MHz, CMOS, PBGA484, 1 MM PITCH, FBGA-484
CategoryProgrammable logic devices    Programmable logic   
File Size794KB,108 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Environmental Compliance
Download Datasheet Parametric View All

A54SX32A-2FG484X79 Overview

Field Programmable Gate Array, 2880 CLBs, 48000 Gates, 313MHz, CMOS, PBGA484, 1 MM PITCH, FBGA-484

A54SX32A-2FG484X79 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerActel
package instruction1 MM PITCH, FBGA-484
Reach Compliance Codeunknow
Other features32000 TYPICAL GATES AVAILABLE
maximum clock frequency313 MHz
Combined latency of CLB-Max0.9 ns
JESD-30 codeS-PBGA-B484
length27 mm
Humidity sensitivity level3
Configurable number of logic blocks2880
Equivalent number of gates48000
Number of terminals484
Maximum operating temperature70 °C
Minimum operating temperature
organize2880 CLBS, 48000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.44 mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width27 mm
v5.3
SX-A Family FPGAs
u e
Leading-Edge Performance
250 MHz System Performance
350 MHz Internal Performance
Specifications
12,000 to 108,000 Available System Gates
Up to 360 User-Programmable I/O Pins
Up to 2,012 Dedicated Flip-Flops
0.22
μ
/ 0.25
μ
CMOS Process Technology
Features
Hot-Swap Compliant I/Os
Power-Up/Down Friendly (No Sequencing Required
for Supply Voltages)
66 MHz PCI Compliant
Nonvolatile, Single-Chip Solution
Configurable I/O Support for 3.3 V / 5 V PCI, 5 V
TTL, 3.3 V LVTTL, 2.5 V LVCMOS2
2.5 V, 3.3 V, and 5 V Mixed-Voltage Operation with
5 V Input Tolerance and 5 V Drive Strength
Devices Support Multiple Temperature Grades
Configurable Weak-Resistor Pull-Up or Pull-Down
for I/O at Power-Up
Individual Output Slew Rate Control
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Boundary-Scan Testing in Compliance with IEEE
Standard 1149.1 (JTAG)
Actel Secure Programming Technology with
FuseLock™ Prevents Reverse Engineering and
Design Theft
Table 1 •
SX-A Product Profile
Device
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
Dedicated Flip-Flops
Maximum Flip-Flops
Maximum User I/Os
Global Clocks
Quadrant Clocks
Boundary Scan Testing
3.3 V / 5 V PCI
Input Set-Up (External)
Speed Grades
2
Temperature Grades
Package (by pin count)
PQFP
TQFP
PBGA
FBGA
CQFP
Notes:
1. A maximum of 512 registers is possible if all 512 C cells are used to build an additional 256 registers.
2. All –3 speed grades have been discontinued.
A54SX08A
8,000
12,000
768
512
256
512
1
130
3
0
Yes
Yes
0 ns
–F, Std, –1, –2
C, I, A, M
208
100, 144
144
A54SX16A
16,000
24,000
1,452
924
528
990
180
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144
144, 256
A54SX32A
32,000
48,000
2,880
1,800
1,080
1,980
249
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144, 176
329
144, 256, 484
208, 256
A54SX72A
72,000
108,000
6,036
4,024
2,012
4,024
360
3
4
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
256, 484
208, 256
February 2007
© 2007 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
Regarding the AT^SCFG command problem, I hope experts can give me some advice
The URC destination interface can be configured in AT^SCFG. The following is the command format: Write Command Configure URC destination interface: AT^SCFG="URC/DstIfc"[,] Response(s) ^SCFG: "URC/DstI...
zizimolan Embedded System
【Perf-V Evaluation】+Test of serial communication function
[i=s]This post was last edited by jinglixixi on 2021-5-24 10:22[/i]Serial communication and lighting programs are basic examples of program testing, but in the routines of the Perf-V development board...
jinglixixi FPGA/CPLD
Please help me analyze this circuit.
[img]file:///C:/Documents%20and%20Settings/Administrator/Desktop[/img]The circuit input is a sine wave with a peak-to-peak value of about 500mv and a frequency of about 70Hz (divided into two paths, E...
shuiyue200 Analog electronics
POSIX-related issues
Hello: 1. I want to get the absolute time of the system. POSIX provides the function clock_gettime(). Through this function, I fill in the structure timespec and the return value should be (sec, nsec)...
qqz DSP and ARM Processors
PCB wiring experience essence
There are lots of pictures and experienced experts will tell you how to do it!...
lanrenjian PCB Design
After a busy year, I finally have a holiday.
We will start at 5am tomorrow morning. See you on 2.8! The tiger is full of vigor. It is expected that both the company and personal performance will increase by 20%. The goal of the Year of the Ox ha...
PowerAnts Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 407  755  450  2168  2159  9  16  10  44  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号