EEWORLDEEWORLDEEWORLD

Part Number

Search

ZV14L10A

Description
Varistor, 18V, 2.2J, Through Hole Mount
CategoryPassive components    The resistor   
File Size242KB,3 Pages
ManufacturerSEI(Stackpole Electronics Inc.)
Websitehttps://www.seielect.com/
Download Datasheet Parametric View All

ZV14L10A Overview

Varistor, 18V, 2.2J, Through Hole Mount

ZV14L10A Parametric

Parameter NameAttribute value
MakerSEI(Stackpole Electronics Inc.)
package instruction,
Reach Compliance Codecompli
ECCN codeEAR99
Circuit maximum DC voltage18 V
Circuit RMS maximum voltage14 V
Maximum energy absorption capacity2.2 J
JESD-609 codee4
Manufacturer's serial numberZV
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package shapeRECTANGULAR PACKAGE
method of packingAMMO PACK
Rated power dissipation(P)0.01 W
Resistor typeVARISTOR
surface mountNO
Terminal surfaceSILVER PALLADIUM
Terminal locationRADIAL
Terminal shapeWIRE
ZV Series — Low Voltage Leaded Varistors
Description
The ZV Series of low voltage leaded multilayer varistors (MLVs) is designed to protect
sensitive electronics devices operating in the low voltage region against high voltage / current
surges. They offer excellent transient energy absorption due to improved energy volume
distribution and power dissipation. Low voltage MLVs cover a wide DC operating voltage
range from 3 to 56V.
Features
• AC operating voltage (Vrms) from 2V to 40V
• DC operating voltage (Vdc) from 3V to 56V
• 5 model sizes available 05, 07, 10, 10, 14, 20
• Available with straight or crimped leads
• Broad range of current and energy handling capabilities
• +125°C continuous operating temperature
• Dimensional and weight savings on PC board
• Bi-directional, lower clamping voltages than disc type
varistors
Applications
• Suppression of inductive switching or other transient
events at the circuit board level
• Provides on-board transient voltage protection for ICs
and transistors
• Used to help achieve electromagnetic compliance of
end products
• Replace larger TVS Zener diodes in may applications
General Technical Data
Operating Temperature
Storage Temperature Range
Threshold Voltage Temperature Coefficient
Insulation Resistance
Isolation Voltage Capability
Response Time
-40°C to +125°C
-40°C to +150°C
<-0.05%/°C
>1Gohm
>1kV
< 25 nS
In accordance with CECC 42 000
How to Order
ZV
SEI Type
1
Lead style
14
Vrms
K
Tolerance
10
Chip Size
R
Packaging
Model size
05, 07, 10
14
14
20
Version
1 = Outward Crimped Leads
1 = Straight Leads
5 = Straight Leads, Kinked
1 = Inward Crimped Leads
Code
K
L
M
Tolerance
10%
15%
20%
Size (mm)
05
07
10
14
20
Code
B
R
A
Description
Bulk
Reel
Ammo Pack
Standard Packaging Options / Quantities
Packaging options 7mm, 10mm, 14mm, 20mm, and 23mm
Series
Voltage Range
(Vrms)
2 – 40
2 – 40
ZV
2 – 40
2 – 40
2 – 40
Model Size
B
05
07
10
14
20
2,000
1,500
1,000
700
500
B = Bulk; R = Reel; A = Ammo Pack
R
2,000
2,000
1,000
1,000
800
A
2,000
2,000
1,000
1,000
800
Toll Free: (888) SEI-SEIS
(888) 734-7347
www.seielect.com
41
email: marketing@seielect.com
Rev 09/06
Detailed explanation of graphical Saber simulation software - switching power supply simulation
So far, this is the only book in China that explains Saber in a comprehensive way. Download address: [url]https://pan.baidu.com/s/1ciRY5g[/url]...
weiminssc Power technology
Using pb4.2 to download the WINCE image using a network cable, an error occurred. Unable to download,,,
When downloading the WINCE image with PB4.2 using a network cable, an error occurs. Unable to download, a dialog box pops up with the title: Connection to Target Failed. Content: platform Builder was ...
aug_com Embedded System
I use ISE10.1, but when I create a new file, there is no chipscope file format in the directory I open. Can someone help me?
After installing the software, chipscope and other software are installed, but when I open it, I can't find the chipscope file format. Do I need to import it? How can I solve this problem?...
刘皓辰 FPGA/CPLD
The long-awaited prize finally came out - received the TI event prize
Finally received the prize from TI Precision Labs Signal Chain Premium Course Campaign --- the thermos cup is very pretty......
Orima Talking
Q&A: How to use multiple clock pins on an FPGA?
Hello everyone: I see that there are multiple clock input pins on the FPGA chip, but the board I have only has one clock crystal connected to one pin. How can I use the other clock pins? Thank you!...
xunxun109 FPGA/CPLD
PADSLAYOUT2007
Engineers who want to learn PADSLAYOUT2007 can take a look, it's good stuff...
潜水鱼 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1784  1718  1769  191  604  36  35  4  13  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号