EEWORLDEEWORLDEEWORLD

Part Number

Search

FRN0W4J0361TA8

Description
Fixed Resistor - Fusible, 0.25W, 360ohm, 5% +/-Tol, 350ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT
CategoryPassive components    The resistor   
File Size657KB,2 Pages
ManufacturerRoyal Electronic Factory (Thailand) Co., Ltd.
Environmental Compliance  
Download Datasheet Parametric View All

FRN0W4J0361TA8 Overview

Fixed Resistor - Fusible, 0.25W, 360ohm, 5% +/-Tol, 350ppm/Cel, Through Hole Mount, AXIAL LEADED, ROHS COMPLIANT

FRN0W4J0361TA8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerRoyal Electronic Factory (Thailand) Co., Ltd.
package instructionAXIAL LEADED, ROHS COMPLIANT
Reach Compliance Codecompli
ECCN codeEAR99
fuse time60 s
JESD-609 codee3
Manufacturer's serial numberFRN
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package shapeTUBULAR PACKAGE
method of packingTR
Rated power dissipation(P)0.25 W
Rated temperature70 °C
resistance360 Ω
Resistor typeFIXED RESISTOR - FUSIBLE
surface mountNO
technologyMETAL FILM
Temperature Coefficient350 ppm/°C
Terminal surfaceTin (Sn) - with Nickel (Ni) barrie
Terminal shapeWIRE
Tolerance5%
How to evaluate the low power consumption of FPGA?
Recently, everyone is analyzing the data on FPGA low power consumption.I'll join in the fun,Let’s discuss with you how to define low power consumption of FPGA.To be honest, I didn’t pay much attention...
wstt FPGA/CPLD
Analysis of the "Signal" topic in the National College Student Electronics Contest
1. Previous " Signal Source " Competition Topics In the 11th National Undergraduate Electronic Design Competition, there were only five signal source questions [ 1] : ①Signal Generator (8th session , ...
宋元浩 Electronics Design Contest
Matlab Lesson 4 - Polynomial Arrays
Setting ranges and drawing! [[i] This post was last edited by gaoxiao on 2009-6-12 14:20 [/i]]...
gaoxiao Microcontroller MCU
Xilinx clock management
Hello everyone! How do you manage the clock in ise?...
applelonger FPGA/CPLD
Find the right solution
Hello everyone, I am looking for an ARM solution, Ubuntu system, CPU can be 6410 or other, need a full set of information, preferably a ready-made solution, which can be used with a little modificatio...
tryagain1 Linux and Android
I have just started learning Cadence Virtuoso and found that as long as the schematic diagram appears in the parallel inductor simulation, an error will be reported.
I have just started learning Cadence Virtuoso, and I found that whenever there is a parallel inductor simulation in the schematic diagram, it will report an error that the parallel inductor forms a sh...
非标准理工男 Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2453  1039  576  2138  1603  50  21  12  44  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号