EEWORLDEEWORLDEEWORLD

Part Number

Search

8122MCM3040LPN4850

Description
CAP,AL2O3,1.2MF,200VDC,20% -TOL,20% +TOL
CategoryPassive components    capacitor   
File Size658KB,4 Pages
ManufacturerFenghua (HK) Electronics Ltd.
Download Datasheet Parametric View All

8122MCM3040LPN4850 Overview

CAP,AL2O3,1.2MF,200VDC,20% -TOL,20% +TOL

8122MCM3040LPN4850 Parametric

Parameter NameAttribute value
MakerFenghua (HK) Electronics Ltd.
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance1200 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter30 mm
dielectric materialsALUMINUM
length40 mm
Manufacturer's serial numberLP
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Package formRadial
method of packingBulk
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)200 V
ripple current3400 mA
seriesLP
; 6 A +6 6 8  78

2
2
3
3

5
9
3

2
2
A
-
2
3

2
3








23
='$& 1 '>

+!
1 '>

6


.
-('>4" 
23
5
2
1
7$ 8 2




7
3
5

 #?> 

B8

0
-(
'>4"
2
:
3
;
233
9.
223
98
23
90
2
9;
23
95
23
94
33
91
3
9:
3
9
3
97
33
99
9-
23
2
9
3
92
3
95

9<
=.
33
=5
3
33
=1

=
"
8$
1 !" 8" 2 '

1 !" 8" 1 '>

8 8&
1 D 2345
8
 " $
!'
8#?'4$
>
% 7!(
##>
% 8
1 23456
8
1 723

!"

$
3
45
245

45
45
345
3345
33345
333345
245
45
45
8 
28 3
8 
3
2



2.
.
.
 8#
'8#
79
7 +!

7 +!

  +!
7
7
722

7
72
2373
273
2
7
273
2
72
27
2
7
27
2
73
27
2
7
273
7
73
7233
73
373
3723
7233
723
3723
3723
+'$
(8" 1 '>
:
E
23E
/
3
=
23
E
3E
9
3

23
E
3
+
23
E

!"

$
.
1 '>
33
33
. . 3
33
322
. . 3
32
233
23
. 5 
23
.  2
2
. 1 
2
. 73
2
. 5
23

. 33
. 233
533
5 33
5 23
1 233
0 23
 23
723
+(
> ( 1 '>
*
; 2 6 = .
2
1 (8$1 '> 1 '>
8

2



5
-7+

7
-7+
23
22
> 5' +!
8&

 1 ? 
! !
9 @  
 
 +!

9 @  
 
 +!

9 @  3

> B
'( 8&
9 @ 

 +!

'(8
8$

!9C( "$ !



> B
'(
8&
1 > B
'( 8&
5
5$
> B
'( 8&
9 @  

> B
'( 8&
7
5

5 4$
*
1 '>
3
+
.
8
:
5
-
9
1
5



(

#
A -
9

/
1 '>
A -
9

/

$

C 1 '$
'(
5$
"*
 (*F%$
4
%$
4
4$'G
$
-4(!$

5$
"*F&(
8
5 ('G 8
0 (8
1 '>
3
2






1'> #  G ? 
 ?
#(#6  ( (
> $ B 8"
>
" &4
$
-.1 /.0 1 0
2
56 )7

.2  1 .8+6 2

 1 72

1 2

9

9
6
2
2


5 '7

2
1 ('8

-.1 /.0 1 0  3 .2 +1
2
+4
9



  7
!"# !$ %&
#"
 48

!$ %&# %'7
#"
%'7# "( '8

*!"# %'7
1 ('8



3
3


2333


33

 2
23
3
2

33
3
3

     22   22 2 2  2 2 2
3
2 23 23
 23
23

2
23
23
 3 2 3   2 3 2 3 3  3  3  3  3
233
23
3
233
3
233
3
3

23


23
23 23 


23

2

23 23

2
3 3 3  3 3
23*



23 
2))
*


 

2*
+! 48 ,48
8&
8

0
Several overcurrent protection methods in switching power supplies
Previously, a teacher asked me to help make a signal acquisition circuit. The signal source included a resistive pressure sensor and a multi-channel metal pressure sensor (bridge type). Because the po...
zhengenhao Analogue and Mixed Signal
The hottest domestic season, a Chinese chip~National chip activities are launched one after another, the post discussion is very lively, the National chip section welcomes you~
Let’s shout out the slogan: The hottest domestic season, a Chinese chip!Since the establishment of the domestic chip exchange section, there have been continuous activities and discussions, which show...
okhxyyo Domestic Chip Exchange
【Link Node Trial】1: Show off the board
[size=4]I just received it at noon today. It's a long box. I thought the packaging box was also very long. After opening it, I found it was not that exaggerated. [/size][size=4]The board is much small...
数码小叶 RF/Wirelessly
Under what circumstances is the microcontroller easily damaged?
I would like to ask: Under what circumstances will a certain I/O port of a microcontroller suddenly stop working, while other I/O ports are normal? I have encountered many microcontrollers that have t...
000juli Embedded System
Ask for help on "2ASK communication system design"
Hello everyone~~ I need help~~~ I need to use EDA to design a modulation system. The general idea is as follows: use AND gates to make a multiplier, use counters to make a frequency divider to divide ...
大漠风云 FPGA/CPLD
I would like to ask the master, a statement occupies more than 90,000 logic units in FPGA
The statements are: input wire[11:0] addr, // connected to dsp_ea[14:3] output reg[16:0] q, reg[7:0] headers[0:256*8-1], //'define TEST 'ifdef TEST .... 'else always@(posedge clk)begin if(rden)begin q...
lakas FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2692  1544  2471  1512  1168  55  32  50  31  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号