EEWORLDEEWORLDEEWORLD

Part Number

Search

1101-100/683J1TA#19.0

Description
Film Capacitor, Polycarbonate, 100V, 0.068uF
CategoryPassive components    capacitor   
File Size68KB,2 Pages
ManufacturerTecate Group
Download Datasheet Parametric View All

1101-100/683J1TA#19.0 Overview

Film Capacitor, Polycarbonate, 100V, 0.068uF

1101-100/683J1TA#19.0 Parametric

Parameter NameAttribute value
MakerTecate Group
package instruction,
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.068 µF
Capacitor typeFILM CAPACITOR
Custom functions+/-1% and +/-2% Tolerances upon Reques
diameter5.8 mm
dielectric materialsPOLYCARBONATE
length19 mm
Manufacturer's serial number1101(100VOLTS)
Number of terminals2
Maximum operating temperature100 °C
Minimum operating temperature-40 °C
Package formNon-Specified
method of packingBulk; TR
Rated (DC) voltage (URdc)100 V
series1101(100 VOLTS)
METALLIZED
POLYCARBONATE CAPACITOR
NON-INDUCTIVE, WRAP & FILL POLYESTER TAPE & EPOXY RESIN
TYPE 1101
APPLICATION
Designed for use in various types of electronic
circuits for industrial and communication equipment.
FEATURES
• High reliability and low T.C.
• Available tape and reel package for auto-insertion.
• ±1% and ± 2% available upon request.
GENERAL SPECIFICATION
1.
OPERATING TEMPERATURE:
-40°C to 100°C
Derate DC voltage 1.5%/°C above
100°C to 125°C
2.
VOLTAGE RANGE:
100, 250 and 400 VDC
3.
CAPACITANCE RANGE:
0.01 to 6.8 Mfd
4.
DIELECTRIC STRENGTH:
150% of rated voltage for 5 sec.
5.
CAPACITANCE TOLERANCE:
± 1%, ± 2%, ± 2.5%, ± 5%, ±10%, ± 20%
6.
INSULATION RESISTANCE:
C < .33 Mfd, R • 15,000 Meg. Ohm at 25°C
C • .33 Mfd, R • 10,000 Meg. Ohm x Mfd
32.0
1
2.5
4
7.
DISSIPATION FACTOR:
0.4% max. at 1 KHz 25°C (Typical 0.2%)
0.5% max. at 10 KHz for 0.01 Mfd < C - 0.1 Mfd
0.6% max. at 10 KHz for 0.1 Mfd < C - 1.0 Mfd
Part Number Example: See Page F.2
MAXIMUM PULSE RISE TIME (DV/DT) V/µSEC
VDC
L max
10.5
5
VDC
14.0
5
10
13.5
19.0
3
7
10
100 VDC
27.0
2
4
6.5
100
250
400
250 VDC
L
OD
L
OD
5.5
5.8
6.0
6.5
7.2
7.2
8.0
9.8
9.0
10.5
11.5
13.5
16.0
400 VDC
L
14.0
14.0
14.0
14.0
14.0
19.0
19.0
19.0
27.0
27.0
32.0
32.0
32.0
Mfd
0.01
0.015
0.022
0.033
0.047
0.068
0.1
0.15
0.22
0.33
0.47
0.68
1.0
1.5
2.2
3.3
4.7
6.8
OD
5.8
5.8
6.0
6.5
7.0
7.0
7.5
8.5
10.5
10.5
11.8
14.5
15.5
18.8
10.5
10.5
14.0
14.0
14.0
19.0
19.0
19.0
19.0
27.0
27.0
27.0
32.0
32.0
5.8
6.0
6.5
7.0
7.0
8.0
9.2
10.8
10.5
12.0
13.0
15.5
OD
up to 8mm
over 8mm
14.0
14.0
14.0
14.0
19.0
19.0
19.0
19.0
27.0
27.0
32.0
32.0
0.6mm
0.8mm
Tecate Industries 858.513.2300 Fax 858.513.2345 E-mail tiinfo@tecategroup.com
F.43
【FPGA Technology】SET and RESET Signal Processing
When designing, you should try to ensure that there is a global reset signal, or ensure that the trigger and counter have been correctly cleared before use and the state machine is in a known state. T...
eeleader FPGA/CPLD
How to shape a 1ns wide narrow pulse into a rectangular wave
Dear experts, I need to shape a narrow pulse of 1ns width into a rectangular wave to facilitate pulse counting later. The general trigger cannot meet this performance. Please give me some advice~~~~...
leizikobe Analog electronics
Show off the Xiaomi speaker I received today
[i=s]This post was last edited by bobde163 on 2015-12-12 13:45[/i] I received a call from the courier early this morning. I was wondering how it could be a courier since I haven’t bought anything onli...
bobde163 Talking
[Open Source Post] Qingfeng takes you to explore the stm32f3 series of tutorials and source code!
Outpost: Building a Complete ProjectSection 1: Lighting up the LED Before talking about the first example, I want to explain several key learning issues to many friends who are new to ARM. Old enginee...
vvv9876 stm32/stm8
Development of touch screen driver for PS2 interface under Windows CE6.0
I would like to ask all the experts, how should I do touch screen development under Windows CE6.0? I hope you can give me some advice....
jscaptain Embedded System
Problems in mapping FPGA HDL code to unit circuits
After writing the HDL code, it needs to be mapped to some basic sequential or combinational circuits in FPGA implementation. Are there any internal rules when mapping?...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2275  2521  1609  37  1187  46  51  33  1  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号