GM71C4400ALZ-10 datasheet, PDF

GM71C4400ALZ-10: DescriptionFast Page DRAM, 1MX4, 100ns, CMOS, PZIP20,; Categorystorage storage; File Size1MB，22 Pages; ManufacturerLG Semicon Co., Ltd.

Download Datasheet Parametric View All

GM71C4400ALZ-10 Overview

Fast Page DRAM, 1MX4, 100ns, CMOS, PZIP20,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	LG Semicon Co., Ltd.
Reach Compliance Code	unknow
Maximum access time	100 ns
I/O type	COMMON
JESD-30 code	R-PZIP-T20
JESD-609 code	e0
memory density	4194304 bi
Memory IC Type	FAST PAGE DRAM
memory width	4
Number of terminals	20
word count	1048576 words
character code	1000000
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX4
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	ZIP
Encapsulate equivalent code	ZIP20,.1
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
refresh cycle	1024
self refresh	NO
Maximum standby current	0.0002 A
Maximum slew rate	0.08 mA
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	1.27 mm
Terminal location	ZIG-ZAG

Embedded learning, what are the elements of embedded learning?: In learning, teachers are a very critical link. This is certainly no exception for embedded learning. Therefore, in embedded learning, teachers are one of the most important factors. What kind of teac...; sunxinyu Embedded System

How can I use ISE to synthesize and post-simulate the Verilog file in Modelsim?: How can I use ISE to synthesize and post-simulate the Verilog file in Modelsim? ??? ??? ??? ,,,Urgent request, now I am using ISE11, modelsim10.0, and it is not easy to complete the compilation of thr...; 我是大学生 FPGA/CPLD

How to Generate a Hilbert Filter Using Xilinx IP Cores: How to generate Hilbert filter using Xilinx IP core, no options found in FIR Compiler5.0...; 了不的 FPGA/CPLD

My little sister needs help with C programming, I'd be grateful!: The following is the general program: (Functions that need to be implemented include: adding multiplication and division operations; being able to perform continuous operations; supporting floating po...; 245016767 Embedded System

Some rational thoughts on employment for our generation: Our generation, from 5 years older to 5 years younger than me, that is, people born in the 1980s, have caught up with the population peak, and the competition is very fierce. To put it bluntly, it is ...; bwandmff FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components