Features
•
Low-voltage Programmable Logic Device
•
•
•
•
– Wide Power Supply Range - 3.0V to 5.5V
– Ideal for Battery Powered Systems
High-speed Operation
– 20 ns Maximum Propagation Delay at V
CC
= 3.0V
Commercial and Industrial Temperature Ranges
Familiar 22V10 Logic Architecture
Low-power 3-volt CMOS Operation
AT22LV10L
Temp
I
CC
(mA)
Com./Ind.
4/5
AT22LV10
Com./Ind.
35/45
V
CC
= 3.6V
•
CMOS and TTL Compatible Inputs and Outputs
– 10 µA Leakage Maximum
•
Reprogrammable – Tested 100% for Programmability
•
High-reliability CMOS Technology
– 2000V ESD Protection
– 200 mA Latchup Immunity
•
Dual-in-line and Surface Mount Packages
Low-voltage UV
Erasable
Programmable
Logic Device
AT22LV10
AT22LV10L
Logic Diagram
Description
The AT22LV10 and AT22LV10L are low-voltage compatible CMOS high-performance
Programmable Logic Devices (PLDs). Speeds down to 20 ns and power dissipation
as low as 14.4 mW are offered. All speed ranges are specified over the 3.0V to 5.5V
range. All pins offer a low
±
10 µA leakage.
The AT22LV10L provides the optimum low-power CMOS PLD solution, with low DC
power (1 mA typical at V
CC
= 3.3V) and full CMOS output levels. The AT22LV10L
significantly reduces total system power, allowing battery powered operation.
(continued)
Pin Configurations
Pin Name
CLK/IN
IN
I/O
*
VCC
Function
Clock and Logic Input
Logic Inputs
Bidirectional Buffers
No Internal Connection
3.0V to 5.5V Supply
CLK/IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
IN
IN
IN
CLK/IN
*
VCC
I/O
I/O
4
3
2
1
28
27
26
IN
IN
GND
*
IN
I/O
I/O
12
13
14
15
16
17
18
IN
IN
IN
*
IN
IN
IN
5
6
7
8
9
10
11
25
24
23
22
21
20
19
I/O
I/O
I/O
*
I/O
I/O
I/O
All Pinouts Top View
DIP/SOIC
PLCC
Rev. 0190E–08/99
1
Full CMOS output levels help reduce power in many other
system components.
The AT22LV10 and AT22LV10L logic architectures are
identical to the familiar 22V10. Each output is allocated
from eight to 16 product terms, which allows highly
complex logic functions to be realized.
Two additional product terms are included to provide
synchronous preset and asynchronous reset. These terms
are common to all ten registers. All registers are automati-
cally cleared upon power-up.
Register preload simplifies testing. A security fuse prevents
unauthorized copying of programmed fuse patterns.
Logic Options
Absolute Maximum Ratings*
Temperature Under Bias................................ -55°C to +125°C
Storage Temperature ..................................... -65°C to +150°C
Voltage on Any Pin with
Respect to Ground ........................................-2.0V to +7.0V
(1)
Voltage on Input Pins
with Respect to Ground
During Programming....................................-2.0V to +14.0V
(1)
Programming Voltage with
Respect to Ground ......................................-2.0V to +14.0V
(1)
Integrated UV Erase Dose..............................7258 W
•
sec/cm
2
*NOTICE:
Stresses beyond those listed under “Absolute Maxi-
mum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional
operation of the device at these or any other condi-
tions beyond those indicated in the operational
sections of this specification is not implied. Expo-
sure to absolute maximum rating conditions for
extended periods may affect device reliability.
Output Options
Note:
1. Minimum voltage is -0.6V DC which may undershoot
to -2.0V for pulses of less than 20 ns. Maximum pin
voltage is V
CC
+ 0.75V DC which may undershoot to
V
CC
+ 2.0V for pulses of less than 20 ns.
DC and AC Operating Conditions
Commercial
Operating Temperature (Ambient)
V
CC
Power Supply
0°C - 70°C
3.0V to 5.5V
Industrial
-40°C - 85°C
3.0V to 5.5V
2
AT22LV10(L)
京公网安备 11010802033920号
EEWORLD
