DSC512-051413KI1T datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> DSC512-051413KI1T

DSC512-051413KI1T: DescriptionOTHER CLOCK GENERATOR; CategoryThe embedded processor and controller Microcontrollers and processors; File Size672KB，10 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric View All

DSC512-051413KI1T Overview

OTHER CLOCK GENERATOR

DSC512-051413KI1T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microchip
package instruction	HVQCCN,
Reach Compliance Code	compli
ECCN code	EAR99
Other features	CLK/CRYSTAL FREQ-NOM IS REPLACED WITH MEMS INTERNAL CLOCK
JESD-30 code	R-XQCC-N32
length	5 mm
Humidity sensitivity level	1
Number of terminals	32
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	460 MHz
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	RECTANGULAR
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Filter level	AEC-Q100
Maximum seat height	0.9 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	2.25 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	3.2 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Preview

Download Datasheet

View All

DSC512-05

Crystal-less™ Four Output Clock Generator

General Description

The DSC512-05 is a Crystal-less™, four

output clock generator that implements

Discera’s

proven

PureSilicon™

MEMS

technology. The device provides excellent

jitter and stability over a wide range of

supply voltages and temperatures.

eliminating the external quartz crystal,

MEMS

clock

generators

significantly

enhance reliability and accelerate product

development, while meeting stringent clock

performance criteria for a variety of

communications, storage, and networking

applications.

DSC512-05 has an Output Enable / Disable

feature allowing it to disable all outputs

when OE1 and OE2 are low. Each output

enable pin controls one of the two banks of

synchronous clocks. See the OE function

table 1 for more detail.

The device is

available in a 20 pin QFN. Additional output

formats are in any combination of LVPECL,

LVDS, LVCMOS and HCSL.

Features



Two 50MHz (LVDS) Clocks



One 14MHz (LVCMOS) Clock



One 16MHz (LVCMOS) Clock



Available Format on Any Output:

HCSL, LVPECL, LVDS or LVCMOS

Ext. Industrial: -40° to 105° C

Industrial: -40° to 85° C

Ext. commercial: -20° to 70° C



Wide Temperature Range



Supply Range of 2.25 to 3.6 V



Low Power Consumption

30% lower than competing devices

Qualified to MIL-STD-883

20 QFN



Excellent Shock & Vibration Immunity



Available Footprints:



Lead Free & RoHS Compliant

Block Diagram*



Short Lead Time: 2 Weeks



AEC-Q100 Automotive Qualified



Applications



Communications/Networking



Embedded and Industrial



Consumer and computation



Medical, Military, Avionics



Storage and enterprise

In the above block diagram:

Clk0+ is 14MHz LVCMOS (Clk0- is off)

Clk1+/- and Clk2 +/- are 50MHz LVDS;

Clk3 + is 16MHz LVCMOS (Clk3- is off)

For other frequencies, please contact the factor:

Sales@discera.com

_____________________________________________________________________________________________________________________________ _________________

DSC512-05

Page 1

Recommended Resources

AC and DC power supply non-stop switching circuit using power supply coupler

electronic bird circuit

Dual limit detector circuit diagram

Manual forward control circuit diagram

Data coupling circuit with isolation performance

Bridge pickup type speaker protection circuit (2)

Urgent question: VHDL error when compiling top-level circuit diagram?: 错误如下：Tri-state node must be driven by a TRI buffer, but is driven by primitive ROM代码如下： LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY MODE_CONTROL IS PORT(FZ,FC:IN STD_LOGIC;DIN:IN STD_LOGIC_VECTO...; 妖刀村正 Embedded System

Sending and receiving data via the printer's USB port is rewarded!: I need to make an interface to communicate with the USB port of a zebra printer to receive and send data. The function is relatively simple, but the full source code is required. The remuneration is b...; snowie Embedded System

Training Materials: [i=s] This post was last edited by paulhyde on 2014-9-15 09:16 [/i] I forgot where I found this...; ailover2001 Electronics Design Contest

UPS power supply testing, acceptance and use: [size=4][color=#ff0000][b]Foreword: [/b][/color][/size] [size=4]The application of UPS power supply in weak current engineering is very important, especially the use of security system. How to detect ...; 木犯001号 Power technology

BlueNRG-1 electronic ID card communication: I want to make an electronic ID card based on BlueNRG-1. I want to send and upload identity data to and from Android. The number of electronic ID cards can be supported to be around 100, all online at...; MiHu ST - Low Power RF

CCS3.3 version 81 upgrade package: It is quite large and is divided into several parts...; 绿茶 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components