10124632-1230006TL datasheet, PDF

10124632-1230006TL: DescriptionCard Edge Connector, 288 Contact(s), 2 Row(s), Straight, 0.033 inch Pitch, Solder Terminal, Latch & Eject, Natural Insulator; CategoryThe connector The connector; File Size498KB，5 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

10124632-1230006TL Overview

Card Edge Connector, 288 Contact(s), 2 Row(s), Straight, 0.033 inch Pitch, Solder Terminal, Latch & Eject, Natural Insulator

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compli
Board mount options	SPLIT BOARD LOCK
body width	0.256 inch
body length	5.591 inch
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact material	COPPER ALLOY
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	700VAC V
Durability	25 Cycles
Insulation resistance	1000000 Ω
Insulator color	NATURAL
JESD-609 code	e0
Plug contact pitch	0.033 inch
Installation option 1	LATCH & EJECT
Installation option 2	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	2
Maximum operating temperature	65 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
Plating thickness	30u inch
polarization key	POLARIZED HOUSING
Rated current (signal)	0.75 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.094 inch
Terminal pitch	1.7018 mm
Termination type	SOLDER
Total number of contacts	288

Nickor Zuo

Eric Jiang

Nickor Zuo

Pei-Ming Zheng

2013/05/29

2015/09/07

ELX-DG-21856-1

Released

PDS: Rev :D

STATUS:Released

Printed: Sep 07, 2015

A small question about nios ii: I am using version 11.0 and I followed the examples I found to learn how to do it. After building the project, right-click the project name and click the system library property option to set it. But ...; xiha FPGA/CPLD

[Small Survey] What kind of modules do you expect to have?: Based on TI analog devices, what functions do you expect from the module? :)...; EEWORLD社区 Analogue and Mixed Signal

Design of running water lamp based on msp430F2111: The code I wrote below cannot be simulated in proteus. void main( void ) {// Stop watchdog timer to prevent time out resetWDTCTL = WDTPW + WDTHOLD;TACTL=TASSEL_2+ID_1+MC_1;CCTL0|=CCIE;CCR0=50000;P2DIR...; milkman Microcontroller MCU

Solution to the error "bash-3.2" after entering LINUX: After entering Linux, the prompt displays -bash-3.2My username suddenly became bash-3.2#Correct answer 1:The reason is that files such as /.bashrc in your home under root are deletedSolution: cp -a /e...; wanghongyang Linux and Android

【Signal Processing】: Classic material "FPGA Implementation of Digital Signal Processing" Chinese and English versions, etc.: 最近恰好在研究数字信号处理的FPGA实现问题，搜集了几本实用的书籍：《数字信号处理的FPGA实现》及其所附带光盘的vhdl、verilog代码，挺有用的大家可以看看，还有无线通信FPGA设计田耕等编著的《无线通信FPGA设计》及其matlab和verilog代码XILINX指定的培训教材：《无线通信的MATLAB和FPGA实现》[西瑞克斯] Attached: All Verilog so...; mlk123 FPGA/CPLD

Good book recommendation--------"100 Examples of Microwave RF Circuit Design and Simulation": [size=6][b]下载：[/b][/size]...; dontium RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components