EEWORLDEEWORLDEEWORLD

Part Number

Search

MT8VDDT6464AY-26AXX

Description
DDR DRAM Module, 64MX64, 0.75ns, CMOS, LEAD FREE, DIMM-184
Categorystorage    storage   
File Size672KB,30 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Environmental Compliance  
Download Datasheet Parametric View All

MT8VDDT6464AY-26AXX Overview

DDR DRAM Module, 64MX64, 0.75ns, CMOS, LEAD FREE, DIMM-184

MT8VDDT6464AY-26AXX Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMicron Technology
Parts packaging codeDIMM
package instructionDIMM,
Contacts184
Reach Compliance Codecompli
ECCN codeEAR99
access modeSINGLE BANK PAGE BURST
Maximum access time0.75 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-XDMA-N184
JESD-609 codee4
memory density4294967296 bi
Memory IC TypeDDR DRAM MODULE
memory width64
Number of functions1
Number of ports1
Number of terminals184
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64MX64
Package body materialUNSPECIFIED
encapsulated codeDIMM
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceGold (Au)
Terminal formNO LEAD
Terminal locationDUAL
Maximum time at peak reflow temperature30
128MB, 256MB, 512MB (x64, SR)
184-PIN DDR SDRAM UDIMM
DDR SDRAM
UNBUFFERED DIMM
Features
• 184-pin dual in-line memory module (DIMM)
• Fast data transfer rates: PC2100 or PC2700
• Utilizes 266 MT/s and 333 MT/s DDR SDRAM
components
• 128MB (16 Meg x 64), 256MB (32 Meg x 64), and
512MB (64 Meg x 64)
• V
DD
= V
DD
Q = +2.5V
• V
DDSPD
= +2.3V to +3.6V
• 2.5V I/O (SSTL_2 compatible)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• Internal, pipelined double data rate (DDR)
architecture; two data accesses per clock cycle
• Bidirectional data strobe (DQS) transmitted/
received with data—i.e., source-synchronous data
capture
• Differential clock inputs (CK and CK#)
• Four internal device banks for concurrent operation
• Programmable burst lengths: 2, 4, or 8
• Auto precharge option
• Auto Refresh and Self Refresh Modes
• 15.625µs (128MB), 7.8125µs (256MB, 512MB)
maximum average periodic refresh interval
• Serial Presence Detect (SPD) with EEPROM
• Programmable READ CAS latency
• Gold edge contacts
For the latest data sheet, please refer to the Micron
Web
site:
www.micron.com/products/modules
MT8VDDT1664A – 128MB
MT8VDDT3264A – 256MB
MT8VDDT6464A – 512MB
Figure 1: 184-Pin DIMM (MO-206)
Standard 1.25in. (31.75mm)
Low-Profile 1.15in. (29.21mm)
OPTIONS
MARKING
• Package
184-pin DIMM (standard)
G
1
Y
184-pin DIMM (lead-free)
2
• Memory Clock/Speed, CAS Latency
6ns (167 MHz), 333 MT/s, CL = 2.5
-335
7.5ns (133 MHz), 266 MT/s, CL = 2
-262
1
7.5ns (133 MHz), 266 MT/s, CL = 2
-26A
1
7.5ns (133 MHz), 266 MT/s, CL = 2.5
-265
• PCB
Standard 1.25in. (31.75mm)
See page 2 note
Low-Profile 1.15in. (29.21mm)
See page 2 note
NOTE:
1. Consult Micron for product availability.
2. CL = CAS (READ) Latency
Table 1:
Address Table
128MB
256MB
8K
8K (A0–A12)
4 (BA0, BA1)
256Mb (32 Meg x 8)
1K (A0–A9)
1 (S0#)
512MB
8K
8K (A0–A12)
4 (BA0, BA1)
512Mb (64 Meg x 8)
2K (A0–A9, A11)
1 (S0#)
4K
4K (A0–A11)
4 (BA0, BA1)
128Mb (16 Meg x 8)
1K (A0–A9)
1 (S0#)
Refresh Count
Row Addressing
Device Bank Addressing
Device Configuration
Column Addressing
Module Rank Addressing
pdf: 09005aef80867ab3, source: 09005aef80867a99
DD8C16_32_64x64AG.fm - Rev. G 9/04 EN
1
©2004 Micron Technology, Inc.
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.
WSAWaitForMultipleEvents 87
In WinXP, the call is normal, but in WinCE, executing WSAWaitForMultipleEvents returns error 87, "Parameter is incorrect". Please tell me, where is the error? The following code is executed in the thr...
gushifu Embedded System
How to set up keil4 to compile multiple source files
I wrote 2.c files for myself but I can't link them. The source files are ok and I can compile K. Target not created gpio.axf: Error: L6218E : Undefined symbol SystemInit (referred from startup_stm32f1...
duzhiming ARM Technology
Ideas on how to use ATMEGA88V to drive SD card to display images on 1.8-inch color screen H018IN01 V8
[i=s]This post was last edited by gh131413 on 2014-2-28 10:04[/i] I have this board. Since the source code is in GCC and I use ICCAVR, the image switching display is normal after compiling it accordin...
gh131413 Microchip MCU
Article about mobile phone transmission power technology
I have been engaged in the integration of mobile phone test and calibration systems for some time, and I feel that the mobile phone transmission power is very different in different systems and protoc...
JasonYoo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 378  1112  236  938  2031  8  23  5  19  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号