54122-112-22-1050 datasheet, PDF

54122-112-22-1050: DescriptionBoard Stacking Connector, 22 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size118KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-112-22-1050 Overview

Board Stacking Connector, 22 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compli
ECCN code	EAR99
body width	0.19 inch
subject depth	0.413 inch
body length	2.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (30)/NICKEL PALLADIUM GOLD
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrie
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	22
UL Flammability Code	94V-0

PDM: Rev:H

STATUS:

Released

Printed: Jun 04, 2008

Solution for buffer simulation not working: This statement SYSCLK: buffer std_logic; will report an error during simulation, so you need to change this statement SYSCLK: OUT STD_LOGIC;. At this time, sysclk is defined as the OUT output signal. ...; 刘123 FPGA/CPLD

DSP5509 Schematic Diagram: DSP5509 schematic diagram...; Jacktang DSP and ARM Processors

Sharing of self-built Altium Designer 3D library: Self-built AD9 3D practice model file:Built PCB library with 3D:CAD plan:[[i] This post was last edited by Qingye Piaoling on 2013-12-4 18:01[/i]]...; 青叶漂零 PCB Design

[New Year Cool Learning] Question 9: Don’t understand the amplifier circuit and filter circuit?: [font=微软雅黑][b]hbsqpl asked: I am a novice, I don't understand the amplifier circuit and the filter circuit[/b] [b] xu__changhua replied: [/b] The main function of the triode is to amplify, but it only...; soso Analog electronics

GPRS module sends MMS, data transmission problem: I am now working on a module for sending MMS via GPRS. The implementation method is as follows: First, configure the APN, dial up to the Internet, and establish a PPP link. Then, I establish a correct...; hncb9431 Embedded System

S3C44BOX Chinese Data Sheet Contents: This e-book will introduce the S3C44BOX Chinese data sheet directory in detail...; rain RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components