EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-420-24-2300LF

Description
Board Connector, 48 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-420-24-2300LF Overview

Board Connector, 48 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54122-420-24-2300LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompli
body width0.19 inch
subject depth0.906 inch
body length2.4 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrie
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness79u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts48
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
Is there anyone who does ARM? Has anyone downloaded keiluv3?
Is there anyone who does ARM? Has anyone downloaded keiluv3?...
yyy71c ARM Technology
Questions about FPGA bus
The problem is this: the data bus from the CPU is connected to the FPGA, and a CPLD is connected behind the FPGA. This means that the FPGA needs to use the data bus itself and also output it to the CP...
eeleader FPGA/CPLD
CEdit control cannot input
A class CInputInfoWnd is inherited from CWnd. In CInputInfoWnd, an Edit control m_editTest is dynamically created using Create. The input cursor can be seen on this Edit control, but nothing can be en...
jhpotter Embedded System
Does anyone have the original diagram of the minimum system of Lingyang SPCE061A?
It needs to be able to be opened with Altium Designer. My graduation project is to design a voice control system for a toy model. . . Please help....
351876265 MCU
allegro 16.5 help
When I use Allegro 16.5 to draw a schematic diagram and package it, it always fails. It prompts that there is a problem with the device signal model, as shown in the figure below. How can I solve it?...
killingspring PCB Design
2007 E-question switching power supply scheme, schematic diagram, program
[i=s] This post was last edited by paulhyde on 2014-9-15 03:46 [/i] 2007 E-Question Switching Power Supply Solution, Schematic, Program...
laboy Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1751  1989  2492  2854  2472  36  41  51  58  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号