54122-420-36-1300LF datasheet, PDF

54122-420-36-1300LF: DescriptionBoard Connector, 72 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-420-36-1300LF Overview

Board Connector, 72 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compli
body width	0.19 inch
subject depth	0.512 inch
body length	3.6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrie
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	72

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

#Meet friends by dismantling# Dismantling - Powerline cat: As the title says, I got a powerline cat at the next door event...; kk118a Making friends through disassembly

Summary of FPGA Control Methods for Two DDR Chips: 1. Two DDR2 chips share the same address and common CAS signals, so two 16-bit DDR2 chips can be used as one 32-bit DDR2 chip 2. Call two ip cores 3. Using the same IP core can save logic resources; w...; eeleader FPGA/CPLD

Matlab Machine Learning (English and Chinese subtitles): [font=微软雅黑][size=4]In this video, you will follow Loren Shure as he quickly gets started with machine learning algorithms and learn about the three types of machine learning (clustering, classificatio...; EE大学堂 Training Edition

[Project Outsourcing] Samsung ARM TrustZone System Development: [Project Outsourcing] Samsung ARM TrustZone system development project outsourcing, looking for Samsung ARM TrustZone system development engineers, need to have system migration, software development ...; slowcoder Embedded System

Show the process of WEBENCH design + 24MHz clock: 1. Open the clock design page2. Generate a solution3. The solution comes out, select one4. The final solution is generated...; samhuang8204 Analogue and Mixed Signal

【NXP Rapid IoT Review】+Preparation for Data Download: I am very happy to get the opportunity to review the "NXP Rapid IoT Prototyping Kit". It is said that the kit will not be shipped until next Monday. Here are some preparations: First, confirm the offi...; anananjjj RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components