EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-806-46-1450LF

Description
Board Connector, 92 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-806-46-1450LF Overview

Board Connector, 92 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54122-806-46-1450LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompli
body width0.19 inch
subject depth0.571 inch
body length4.6 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrie
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts92
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
CCD Project
There is a CCD driven project. If you are interested, please contact qq303109521...
pilgrimsoul FPGA/CPLD
New DDS+PLL Clock Generator Based on FPGA
Document description: Based on the characteristics of direct digital frequency synthesis (DDS) and integrated phase-locked loop (PLL) technology, a new DDS-excited PLL system frequency synthesis clock...
五月一 FPGA/CPLD
Looking for the delay program in open at.
I want the delay program in open at. And how is it implemented......
68872401 Embedded System
Can supercapacitors accelerate cars?
The advent of supercapacitors has made people curious about its "super" features, what exactly makes it super, and in what fields can its "super" be demonstrated. Supercapacitors play a significant ro...
BIGCAP Energy Infrastructure?
There are two questions about the frequency division circuit, as shown in the figure
There are two questions about the frequency division circuit, as shown in the figure...
QWE4562009 Analog electronics
【Altera SoC Experience Tour】+ Running a complete convolutional neural network on DE1
[i=s]This post was last edited by zhaoyongke on 2015-5-30 17:53[/i] It's been a while since I last posted. I've been debugging another Stratix V board. Enough of small talk, here's the latest progress...
zhaoyongke FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1541  2492  403  440  1236  32  51  9  25  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号