CD-700-LAC-HAB-30.000 datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> CD-700-LAC-HAB-30.000

CD-700-LAC-HAB-30.000: DescriptionPhase Locked Loop, CQCC16, 5 X 7.50 MM, 2 MM HEIGHT, HERMETIC SEALED, CERAMIC, SMD-16; CategoryAnalog mixed-signal IC The signal circuit; File Size123KB，14 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com; Environmental Compliance

Download Datasheet Parametric View All

CD-700-LAC-HAB-30.000 Overview

Phase Locked Loop, CQCC16, 5 X 7.50 MM, 2 MM HEIGHT, HERMETIC SEALED, CERAMIC, SMD-16

CD-700-LAC-HAB-30.000 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microsemi
package instruction	5 X 7.50 MM, 2 MM HEIGHT, HERMETIC SEALED, CERAMIC, SMD-16
Reach Compliance Code	compli
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP
JESD-30 code	R-CQCC-N16
JESD-609 code	e4
length	7.49 mm
Humidity sensitivity level	1
Number of functions	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Encapsulate equivalent code	LCC16,.2X.3,40
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	2.13 mm
Maximum supply voltage (Vsup)	3.63 V
Minimum supply voltage (Vsup)	2.97 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	Gold (Au) - with Nickel (Ni) barrie
Terminal form	NO LEAD
Terminal pitch	1.02 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	5.08 mm

Preview

Download Datasheet

View All

CD-700

Complete VCXO Based Phase Lock Loop

Features

•

5 x 7.5 x 2 mm, smallest VCXO PLL available

•

Output Frequencies to 77.76 MHz

•

5.0 or 3.3 Vdc operation

•

Tri-State Output

•

Holdover on Loss of Signal Alarm

•

VCXO with CMOS outputs

•

0/70 or –40/85

°C

temperature range

•

Hermetically sealed ceramic SMD package

•

Product is compliant to RoHS directive

Applications

•

Frequency Translation

•

Clock Smoothing, Clock Switching

PHO OPN

(3)

(2)

OPOUT

(1)

(16)

LOSIN

(4)

•

NRZ Clock recovery

•

DSLAM, ADM, ATM, Aggregation, Optical

Switching/Routing, Base Station

DATAIN

(5)

CLKIN

(6)

VCXO

Phase

Detector

and LOS

OP-Amp

Optional

Divider

OUT1

(13)

•

Synchronous Ethernet

•

Low jitter PLL’s

OUT2

(11)

Description

The VI CD-700 is a user-configurable crystal

based PLL integrated circuit. It includes a digital

phase detector, op-amp, VCXO and additional

integrated functions for use in digital

synchronization applications. Loop filter software

is available as well SPICE models for circuit

simulation.

Tel: 1-88-VECTRON-1

•

Web:

www.vectron.com

Rev : 06Apr08

RCLK RDATA

(9)

(10)

OPP

(15)

GND

(7)

VDD

(14)

HIZ

(12)

Figure 1. CD-700 Block Diagram

Vectron International, 267 Lowell Rd, Hudson NH 03051-4916

Page 1 of 14

CD-700, VCXO Based PLL

CD-700 Theory of Operation

Phase Detector

The phase detector has two buffered inputs (DATAIN and CLKIN) which are designed to switch at

1.4 volts. DATAIN is designed to accept an NRZ data stream but may also be used for clock signals

which have a 50% duty cycle. CLKIN is connected to OUT1 or OUT2, or a divided version of one of these

outputs. CLKIN and DATAIN and are protected by ESD diodes and should not exceed the power supply

voltage or ground by more than a few hundred millivolts.

The phase detector is basically a latched flip flop/exclusive-or gate/differential amplifier filter design to

produce a DC signal proportional to the phase between the CLKIN and DATAIN signals (see Figure 4 for

a block diagram and Figure 5 for an open loop transfer curve). This will simplify the PLL design as the

designer does not have to filter narrow pulse signals to a DC level. Under locked conditions the rising

edge of CLKIN will be centered in the middle of the DATAIN signal (see Figure 6).

The phase detector gain is 0.53V/rad x data density for 5volt operation and 0.35V/rad x data density for

3.3 volt operation. Data density is equal to 1.0 for clock signals and is system dependent on coding and

design for NRZ signals, but 0.25 could be used as a starting point for data density.

The phase detector output is a DC signal for DATAIN frequencies greater than 1 MHz but produces

significant ripple when inputs are less than 200 kHz. Additional filtering is required for lower input

frequencies applications such as 8kHz (see Figures 8 and 9 as examples).

Under closed loop conditions the active filter has a blocking capacitor which provides a very high DC

gain, so under normal locked conditions and input frequencies >1 MHz, PHO will be about V

/2 and will

not vary significantly with changes in input frequency (within lock range). The control voltage (pin 16) will

vary according to the input frequency offset, but PHO will remain relatively constant.

Data In

(pin 5)

Clock In

(pin 6)

30 kΩ

20 kΩ

PHO

(pin 3)

Gain = V

/ 2π

Gain = 2 / 3

Figure 4. Simplified Phase Detector Block Diagram

Vectron International, 267 Lowell Rd, Hudson NH 03051-4916

Page 4 of 14

Tel: 1-88-VECTRON-1

•

Web:

www.vectron.com

Rev : 06Apr08

Recommended Resources

Fast overvoltage protector circuit diagram

Motor phase failure automatic protection circuit diagram

Light controlled power outage alarm

Film loop speed control circuit

Computer motherboard circuit diagram 810 2_01

Computer motherboard circuit diagram 815 4_20

What is the meaning of the data measured by a single-axis gyroscope when it is tilted? !: RTWhat is the meaning of the data measured by a single-axis gyroscope when it is tilted? !Is the coordinate system corresponding to the output data the chip surface coordinate or the inertial coordina...; cchoooots Sensor

PC communicates with the microcontroller via serial port, and the system restarts: I am a newbie, and I recently made a program to receive serial port data, using the oncomm control of VC6.0. I wrote the code according to the article "Serial Port Debugging Assistant" written by Gong...; starliu Embedded System

How is 1/2AVCC of ADC12 implemented in FR5969?: RT, the screenshot of the manual is as follows. When the ADC12BATMAP register is set to 1, it is 1/2AVCC. How is this 1/2 implemented inside the chip? Is it a resistor divider? What is the value of th...; lidonglei1 Microcontroller MCU

CC3200 module first article - wlan_ap routine test: 1. This time, Lierda's CC3200 module is used. The CC3200 main clock is 80M. There is no internal flash and an external SPI Flash must be connected. This test uses Lierda Technology's CC3200 baseboard ...; Aguilera Wireless Connectivity

Altium Designer arc array pasting and polar coordinates usage: [size=3]It is like this. This afternoon (6/11), a friend asked me a question about pasting an arc array and put forward the requirements as shown in the figure below. [/size] [size=3] So I thought tha...; huaiqiao PCB Design

【My Nucleo】Look at the LCD: Nucleo has a slow computing speed and small storage space. In theory, it should not have a TFT LCD. However, this design uses a 240 X 400 TFT LCD with a touch screen using TSC2046. Of course, it canno...; dontium stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components