SGDGLA-51.840 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> SGDGLA-51.840

SGDGLA-51.840: DescriptionCMOS/TTL Output Clock Oscillator, 1.024MHz Min, 65.54MHz Max, 51.84MHz Nom,; CategoryPassive components oscillator; File Size142KB，6 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com; Environmental Compliance

Download Datasheet Parametric View All

SGDGLA-51.840 Overview

CMOS/TTL Output Clock Oscillator, 1.024MHz Min, 65.54MHz Max, 51.84MHz Nom,

SGDGLA-51.840 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microsemi
Reach Compliance Code	compli
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	5 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	50 ppm
frequency stability	50%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	65.54 MHz
Minimum operating frequency	1.024 MHz
Nominal operating frequency	51.84 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
Output load	5 TTL
Package body material	METAL
Encapsulate equivalent code	GWDIP6,.4
physical size	8.51mm x 7.87mm x 3.3mm
power supply	3.3 V
Certification status	Not Qualified
longest rise time	5 ns
Maximum slew rate	23 mA
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	45/55 %
Terminal surface	Gold/Nickel (Au/Ni)

Preview

Download Datasheet

View All

S-Type

Voltage Controlled Crystal Oscillator

Features

•

Output Frequencies to 65.536MHz

•

5 or 3.3 Vdc operation

•

Tri-State Output

•

Low jitter < 6pS rms (for freq >12MHz)

•

VCXO with CMOS outputs

•

0/70 or –40/85

°C

temperature range

•

Hermetically sealed ceramic SMD package

The S-Type Voltage Controlled Crystal

Oscillator

Output

Buffer /

Tri State

Product is free of lead and compliant to EC RoHS

Directive

Applications

•

SONET/SDH

•

xDSL

•

Digital Video

ESD Diodes

•

Low jitter PLL’s

Input

Buffer

Block Diagram

Description

The VI S-Type Voltage Controlled Crystal

Oscillator (VCXO) is a quartz stabilized square

wave generator with a CMOS output and is

tested at CMOS (3.3 and 5V operation) and TTL

(5 V operation) logic levels. Devices are tested

for absolute pull range (APR) and start-up over

the operating temperature range which insures

the performance and reliability.

Figure 1

Vectron International 267 Lowell Rd, Hudson NH 03051

Tel:1-88-VECTRON-1

e-mail: vectron@vectron.com

S-Type Voltage Controlled Crystal Oscillator

Qualification Conformance

The S-Type has undergone the following Mil-Std qualification.

Table 3. Environmental Compliance

Parameter

Mechanical Shock

Mechanical Vibration

Solderability

Gross and Fine Leak

Resistance to Solvents

Conditions

MIL-STD-883C 2002.3, TEST B

MIL-STD-883C 2007.1, TEST C

MIL-STD-883C 2003.5

MIL-STD-883C 1014.7, 100% Tested

MIL-STD-883C 2016

Handling Precautions

Although ESD protection circuitrry has been designed into the the S-Type, proper precautions should be

taken when handling and mounting. VI employs a human body model and a charged-device model (CDM)

for ESD susceptibility testing and design protection evaluation. ESD thresholds are dependent on the

circuit parameters used to define the model. Although no industry wide standard has been adopted for the

CDM, a standard HBM of resistance=1.5Kohms and capacitance = 100pF is widely used and Therefore

can be used for comparison purposes.

Table 4. ESD Ratings

Model

Human Body Model

Charged Device Model

Minimum

1500 V (Mil-STD-883D, Method 3015, Class 1)

1500 V

Absolute Pull Range (APR) Specification

The frequency deviation of the S-Type VCXO is specified in terms of Absolute Pull Range (APR). APR

provides the user with a guaranteed specification for minimum available frequency deviation over all

operating conditions. Operating conditions include operating temperature range, power supply variation,

differences in output loading and changes due to aging.

An S-Type VCXO with an APR of +/-50 ppm will track a +/-50 ppm reference source over all

operating conditions. The same device will typically demonstrate a Total Pull capability of 150 to

350 ppm.

Absolute Pull Range (APR) is specified by the fourth character of the product code in Table 6.

Please see Vectron’s web site,

www.vectron.com,

for the APR Application Note.

Oscillator Aging

Quartz stabilized oscillators typically exhibit a small shift in output frequency during aging. The major

factors which lead to this shift are changes in the mechanical stress on the crystal and mass-loading of

foreign material on the crystal.

As the oscillator ages, relaxation of the crystal mounting stress or transfer of environmental stress

through the package to the crystal mounting arrangement can lead to frequency variations. VI has

minimized these two effects through the use of a miniature AT-Cut strip resonator crystal which allows a

superior mounting arrangement and results in minimal relaxation and almost negligible environmental

stress transfer.

Vectron International 267 Lowell Rd, Hudson NH 03051

Tel:1-88-VECTRON-1

e-mail: vectron@vectron.com

Recommended Resources

Sub-ultrasonic remote control circuit

Senlan SB60 frequency conversion typical application circuit diagram

Humidity sensor conversion circuit

temperature compensation circuit

Novel factory timing circuit diagram

DM626l type insulation test adapter circuit

Who dares to guess the comprehensive evaluation test questions for this year's e-sports competition?: [i=s]This post was last edited by paulhyde on 2014-9-15 02:59[/i] [font=楷体, 楷体_GB2312][size=4][color=#ff00ff] The topic of the 2011 e-sports competition comprehensive assessment is "Application of Int...; lmx Electronics Design Contest

Help: Development of 32-bit AVR microcontroller: I have never touched AVR microcontrollers before. I have only learned about 89c51 series microcontrollers. I feel that there are many differences. Moreover, they are 32-bit. I can understand 8-bit mic...; 爱珊 Microchip MCU

The problem that C2000 cannot be interrupted again and the cause analysis and solution: [size=4][color=#000080] The problem that C2000LF2407 cannot terminate the capture again: After 2407 sets all the registers related to the capture interrupt, it uses the capture interrupt to collect th...; Jacktang Microcontroller MCU

Design of blocking menu program for MSP430 MCU: Main program mian /* Menu program example (temperature alarm) Description: In the "Thermometer_Basic Principle" program, a temperature measurement and display system has been implemented. Add a menu t...; fish001 Microcontroller MCU

Help: [i=s]This post was last edited by paulhyde on 2014-9-15 09:03[/i] I am looking for a simple and easy-to-use function signal generator circuit. Please help me....; sjm070 Electronics Design Contest

Recording a test of competition and risk (the signal of the combinational circuit in the HDL code is used as the clock, and the impact of glitches): [i=s]This post was last edited by mars4zhu on 2022-11-3 08:50[/i]Competition and risk- taking Record the signal of a combinational circuit in an HDL code as a clock and the impact of glitches Two code...; mars4zhu FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components