EEWORLDEEWORLDEEWORLD

Part Number

Search

CMC20233CV2N-66.6666MHZ

Description
HCMOS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size727KB,6 Pages
ManufacturerRaltron
Websitehttp://www.raltron.com/
Environmental Compliance
Download Datasheet Parametric View All

CMC20233CV2N-66.6666MHZ Overview

HCMOS Output Clock Oscillator

CMC20233CV2N-66.6666MHZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerRaltron
package instructionSMD, 4 PIN
Reach Compliance Codecompli
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency66.6666 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size2.0mm x 1.6mm x 0.75mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
MEMS Standard
Frequency Oscillator
Page 1 of 6
CMC202-SERIES
■ Low Power Consumption of 3.5mA typical at 1.8V
■ 52 Standard frequencies between 3.57MHz and 77.760 MHz
■ HCMOS/ LVCMOS compatible output
■ SMD package 2.0 x 1.6 mm
ELECTRICAL SPECIFICATIONS
PARAMETER
SYMBOL
CONDITION
Min.
VALUE
Typ.
Max.
77.760
3.3
3.5
3.7
3.8
3.8
-20
-40
4.1
4.2
4.5
4.5
+70
+85
+20
+25
+50
UNIT
Frequency Range
Supply Voltage
f
0
Vs
52 standard frequencies between
3.57MHz and 77.760MHz
Vs ±5%
Vs = 1.8V,
f
0
=20MHz, no load
Vs = 2.5V,
f
0
=20MHz, no load
Vs = 2.8V,
f
0
=20MHz, no load
Vs = 3.3V,
f
0
=20MHz, no load
3.57
1.8
MHz
V
mA
mA
mA
mA
C
°C
ppm
ppm
ppm
V
Supply Current
Is
Operating Temperature
T
a
Including First Year aging, initial
frequency tolerance at 25°C,
Frequency stability over
temperature range, supply variation,
load variation
Enable = Open or“1”(V
IH
≥0.75Vs)
( output signal active )
Disable = GND or “0”(V
IL
<0.25Vs )
( output high impedance, oscillator
operates )
Standby = GND or “0” V
IL
<0.25Vs )
( output weakly pulled down,
oscillator sleep mode )
Frequency Stability
Δf/f
0
-20
-25
-50
0.75Vs
0.25Vs
V
Enable / Disable/ Standby Function
E/D/St
0.25Vs
V
Enable / Disable Time
T
E/D
f
0
=110MHz
Vs=1.8V, E/D =GND
Vs=2.5V to 3.3V, E/D =GND
Output in high impedance state
STBY=GND,Vs=1.8V
STBY=GND,Vs=2.5V
STBY=GND,Vs=2.8V to 3.3V
Output is weakly pulled down
0.2
1.1
2.1
1.3
2.5
4.3
130
4.0
4.2
ms
mA
mA



Enable / Disable Current
I
E/D
Standby Current
Istby
Startup Time
RMS Phase Jitter
RMS Period Jitter
Peak to Peak Period Jitter
T
ST
J
PH
J
P
J
PK-PK
5
ms
ps
ps
ps
ps
ps
f
0
=75MHz,BW 900KHz to 7.5MHz
f
0
=75MHz,BW 12KHz to 20MHz
f
0
=75MHz
f
0
=75MHz,Vs=2.5 to 3.3V
f
0
=75MHz, Vs=1.8V
0.5
1.3
1.8
12
14
0.9
2.0
3
25
30
RALTRON ELECTRONICS
10400 N.W . 33
rd
St
Miam i, Florida 33172
U.S.A.
phone: +1-305-593-6033
fax: +1-305-594-3973
e-mail: sales@raltron.com
internet: http://www.raltron.com
USB to TTL module USB driver for the Corelinks SinA33 development board
USB to TTL module for the Corelinks SinA33 development board...
babyking Embedded System
Keil c51 compilation and linking issues
Has anyone encountered this problem?...
iirqc 51mcu
Recruitment/part-time instrumentation R&D supervisor or hardware R&D supervisor
[backcolor=rgb(239, 245, 249)][size=14px]1. Self-introduction: We are a company in Wuhan, founded in July 2010, and our address is near Hongshan Square in Wuchang District (our office is a little smal...
hbdown Recruitment
What is the lifting principle of the computer chair? What should I do if it cannot be raised after being lowered?
What is the lifting principle of a computer chair? What should I do if it cannot be raised after it is lowered? Can anyone dissect its internal structure? [font=宋体][size=10.5pt][color=#000000]...
dontium Talking
Unable to perform JTAG emulation
I have already pinned it out, the voltage is 3.25V, the target chip is TMS320F28069, there is no EMU0, EMU1 pin, an error occurs.[[i] This post was last edited by cl17726 on 2013-6-29 13:45[/i]]...
cl17726 Microcontroller MCU
[FPGA entry to actual combat] Common Verilog skills (Part 1, Part 2) Source code & Q&A
[FPGA entry to actual combat] Verilog basic syntax, module writing, common Verilog skills (Part 1 and 2) Source code:If students do not understand the knowledge points in the video, they can ask quest...
laokai FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2305  154  424  900  1258  47  4  9  19  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号