DATASHEET
Single Event and Total Dose Hardened, High-Speed,
Dual Output PWMs
IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH,
ISL71823BSRH
The single event and total dose hardened pulse width
Features
modulators are designed to be used in high frequency,
switching power supplies in either voltage or current-mode
configurations. These designs include a precision voltage
reference, a low power start-up circuit, a high frequency
oscillator, a wide-band error amplifier and a fast current-limit
comparator.
The IS-1825ASRH, IS-1825BSRH and IS-1825BSEH feature
dual, alternating output operating from zero to less than 50%
duty-cycle, while the ISL71823ASRH and ISL71823BSRH
features dual, in-phase output operating from zero to less than
100% duty cycle. The “B” versions test the delay from clock out
to PWM output switching after power has been applied to the
modulator (t
PWM
) (see Figure 3). The ISL-825BSEH is
wafer-by-wafer acceptance tested to 50krad(Si) at a low dose
rate of 10mrad(Si)/s.
Constructed with the Intersil Rad-hard Silicon Gate (RSG)
dielectrically isolated BiCMOS process, these devices are
immune to single event latch-up and have been specifically
designed to provide a high level of immunity to single event
transients. All specified parameters are guaranteed and tested
for 300krad(Si) total dose performance.
• Electrically screened to DLA
SMD# 5962-02511
• QML qualified per MIL-PRF-38535 requirements
• EH version is wafer-by-wafer acceptance tested to
50krad(Si) (LDR)
• Radiation environment
- High dose rate (50-300rad(Si)/s). . . . . . . . . . . 300krad(Si)
- Low dose rate (0.01rad(Si)/s) . . . . . . . . . . . . . . .50krad(Si)
- Latch-up immune. . . . . . . . . . . . . . . . dielectrically isolated
- SEU immune . . . . . . . . . . . . . LET = 35MeV/mg/cm
2
(max)
• Oscillator frequency . . . . . . . . . . . . . . . . . . . . . . . . 1MHz (max)
• High output drive current . . . . . . . . . . . . . . . . . . 1A peak (typ)
• Low start-up current. . . . . . . . . . . . . . . . . . . . . . . 300µA (max)
• Undervoltage lockout
- Start threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . 8.8V (max)
- Stop threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.6V (min)
- Hysteresis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300mV (min)
• Pulse-by-pulse current limiting
• Programmable leading edge blanking
Related Literature
• IS-1825ASRH
Radiation Test Report
• IS-1825ASRH
Single Event Effects Report
Applications
• Voltage or current-mode switching power supplies
• Control of high current MOSFET drivers
• Motor speed and direction control
Pin Configurations
IS1-1825ASRH, IS1-1825BSRH, IS-1825BSEH
ISL71823BSRHVD, ISL71823ASRHQD
(CDIP2-T16 SBDIP)
TOP VIEW
INV 1
NON-INV 2
E/A OUT 3
CLK/LEB 4
RT 5
CT 6
RAMP 7
SS 8
16 VREF
15 VCC
14 OUT B
13 VC
12 PGND
11 OUT A
10 GND
9 ILIM/SD
NC
INV
NON-INV
E/A OUT
CLK/LEB
RT
CT
RAMP
SS
NC
IS9-1825ASRH, IS9-1825BSRH, IS9-1825BSEH
ISL71823ASRHQF, ISL71823BSRHVF
(CDFP4-F20 FLATPACK)
TOP VIEW
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VREF
VCC
OUT B
PGND
VC
VC
PGND
OUT A
GND
ILIM/SD
May 23, 2013
FN9065.5
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Copyright Intersil Americas LLC 2012, 2013. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH,
Ordering Information
ORDERING/SMD NUMBERS
(Note 1)
IS0-1825ASRH/SAMPLE
5962F0251101V9A
5962F0251101QEC
5962F0251101QXC
5962F0251101VEC
5962F0251101VXC
IS1-1825ASRH/PROTO
IS9-1825ASRH/PROTO
5962F0251102QEC
5962F0251102QXC
5962F0251102VEC
5962F0251102VXC
5962F0251102V9A
ISL71823ASRHD/PROTO
ISL71823ASRHF/PROTO
ISL71823ASRHX/SAMPLE
5962F0251103V9A
5962F0251103QEC
5962F0251103QXC
5962F0251103VEC
5962F0251103VXC
5962F0251104QEC
5962F0251104QXC
5962F0251104VEC
5962F0251104VXC
5962F0251104V9A
5962F0251105V9A
5962F0251105VEC
5962F0251105VXC
5962F1222801VXC
NOTES:
1. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in the
“Ordering Information” table must be used when ordering.
2. These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both
SnPb and Pb-free soldering operations.
3. For Moisture Sensitivity Level (MSL), please see device information page for
IS-1825ASRH, IS-1825BSRH IS-1825BSEH ISL71823ASRH
ISL71823BSRH.
For more information on MSL please see tech brief
TB363.
PART NUMBER
(Notes 2, 3)
IS0-1825ASRH/SAMPLE
IS0-1825ASRH-Q
IS1-1825ASRH-8
IS9-1825ASRH-8
IS1-1825ASRH-Q
IS9-1825ASRH-Q
IS1-1825ASRH/PROTO
IS9-1825ASRH/PROTO
ISL71823ASRHQD
ISL71823ASRHQF
ISL71823ASRHVD
ISL71823ASRHVF
ISL71823ASRHVX
ISL71823ASRHD/PROTO
ISL71823ASRHF/PROTO
ISL71823ASRHX/SAMPLE
IS0-1825BSRH-Q
IS1-1825BSRH-8
IS9-1825BSRH-8
IS1-1825BSRH-Q
IS9-1825BSRH-Q
ISL71823BSRHQD
ISL71823BSRHQF
ISL71823BSRHVD
ISL71823BSRHVF
ISL71823BSRHVX
IS0-1825BSEH-Q
IS1-1825BSEH-Q
IS9-1825BSEH-Q
ISL70417SEHVF
TEMPERATURE RANGE
(°C)
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-50 to +125
-55 to +125
DIE
16 Ld SBDIP
20 Ld Flatpack
16 Ld SBDIP
20 Ld Flatpack
16 Ld SBDIP
20 Ld Flatpack
16 Ld SBDIP
20 Ld Flatpack
16 Ld SBDIP
20 Ld Flatpack
DIE
16 Ld SBDIP
20 Ld Flatpack
DIE
DIE
16 Ld SBDIP
20 Ld Flatpack
16 Ld SBDIP
20 Ld Flatpack
16 Ld SBDIP
20 Ld Flatpack
16 Ld SBDIP
20 Ld Flatpack
DIE
DIE
16 Ld SBDIP
20 Ld Flatpack
14 Ld Flatpack
D16.3
K20.A
K14.A
D16.3
K20.A
D16.3
K20.A
D16.3
K20.A
D16.3
K20.A
D16.3
K20.A
D16.3
K20.A
D16.3
K20.A
D16.3
K20.A
D16.3
K20.A
D16.3
K20.A
PACKAGE
(Pb-Free)
PKG.
DWG. #
Submit Document Feedback
2
May 23, 2013
FN9065.5
IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH,
Typical Performance Curves
10k
FREQUENCY (kHz)
C220pF
C470pF
C2200pF
C4700pF
100
C10nF
10
1
D
MAX
(%)
1k
C1000pF
80
70
60
C22nF
10
R
t
TIMING RESISTANCE (k)
100
50
100
90
D
MAX
1
10
R
t
TIMING RESISTANCE (k)
100
FIGURE 1. OSCILLATOR FREQUENCY vs R
t
AND C
t
FIGURE 2. MAXIMUM DUTY CYCLE vs R
t
Timing Diagram
12V
V
CC
, V
C
0V
CLK
0V
OUT A/B
0V
t
PWM
FIGURE 3. t
PWM
DELAY TIMING DIAGRAM
Submit Document Feedback
3
May 23, 2013
FN9065.5
IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH,
Die Characteristics
Die Dimensions
4310µm x 5840µm (170 mils x 230 mils)
Thickness: 483µm ± 25.4µm (19 mils ± 1 mil)
PROCESS
Radiation Hardened Silicon Gate,
Dielectric Isolation
ASSEMBLY RELATED INFORMATION
SUBSTRATE POTENTIAL
Unbiased (DI)
Interface Materials
GLASSIVATION
Type: Phosphorus Silicon Glass (PSG)
Thickness: 8.0kA ± 1.0kA
ADDITIONAL INFORMATION
WORST CASE CURRENT DENSITY
< 2 x 10
5
A/cm
2
Transistor Count:
585
TOP METALLIZATION
Type: AlCu (99.5%/0.5%)
Thickness: 16.0kA ± 2kA
BACKSIDE FINISH
Silicon
Metallization Mask Layout
RT
CT
RAMP
SS
RT
ILIM/SD
OGND
GND
CLK/LEB
E/A OUT
NON-INV
INV
VREF
VCC
OUT A
OUT B
PGND
VC
VC
PGND
NOTES:
1.
2.
Both the OGND (oscillator ground) and the GND (control circuit ground) pads must be bonded to ground.
These pads are both bonded to the GND pin on the packaged devices.
All double-sized bond pads must be double bonded for current sharing purposes.
Submit Document Feedback
4
May 23, 2013
FN9065.5
IS-1825ASRH, IS-1825BSRH, IS-1825BSEH, ISL71823ASRH,
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you
have the latest Revision.
DATE
April 23, 2013
REVISION
FN9065.5
CHANGE
Removed Part number IS-1825ASEH and added part numbers IS-1825BSEH, IS-1825BSRH, and
ISL71823BSRH to ordering information table on page page 2.
SMD numbers in Ordering Information table corrected.
Added timing diagram for CLK to OUT delay t
PWM
Updated to new Intersil template
Added Part IS-1825ASEH to Title and ordering information
Changed DSCC to DLA.
Added typical oscillator performance curves. Updated ordering information by adding pkg and pkg dwg
number and also added sample parts.
Added ISL71823ASRH which is a metal option of the IS-1825ASRH.
Cosmetic edit only. Changed "u" to "µ" on pg 1 Features Added ISL71823ASRH which is a metal option of
the IS-1825ASRH.
Removed "Trimmed Oscillator Discharge Current" from the Features section of both datasheets since the
oscillator is not trimmed. Cosmetic edit only. Changed "u" to "µ" on pg 1 Features
Initial Release
April 5, 2012
FN9065.4
September 25, 2008
February 19, 2008
June 14, 2005
June 14, 2005
June 21, 2002
FN9065.4
FN9065.3
FN9065.2
FN9065.1
FN9065.0
About Intersil
Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management
semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal
computing and high-end consumer markets. For more information about Intersil, visit our website at
www.intersil.com.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product
information page found at
www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting
www.intersil.com/en/support/ask-an-expert.html.
Reliability reports are also available from our website at
http://www.intersil.com/en/support/qualandreliability.html#reliability
For additional products, see
www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at
www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see
www.intersil.com
Submit Document Feedback
5
May 23, 2013
FN9065.5
PCB Design
京公网安备 11010802033920号
EEWORLD
