EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3522AC-1C1251GS622.080000

Description
XO, Clock,
CategoryPassive components    oscillator   
File Size3MB,48 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3522AC-1C1251GS622.080000 Overview

XO, Clock,

SIT3522AC-1C1251GS622.080000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSiTime
Reach Compliance Codeunknow
SiT3522
Description
PRELIMINARY
340 to 725 MHz Elite Platform™ I
2
C/SPI Programmable Oscillator
Features
The
SiT3522
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Any-frequency mode where the clock output can be re-
programmed to any frequency between 340 MHz and
725 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the
clock output can be steered or pulled by up to
±3200
ppm with 5 to 94 ppt (parts per trillion) resolution.
A user specifies the device’s default start-up frequency in
the ordering code. User programming of the device is
2
2
achieved via I C or SPI. Up to 16 I C addresses can be
specified by the user either as a factory programmable
option or via hardware pins, enabling the device to share
2
2
the I C with other I C devices.
The SiT3522 utilizes SiTime’s unique DualMEMS™
temperature sensing and TurboCompensation™ technology
to deliver exceptional dynamic performance
Programmable frequencies (factory or via I C/SPI)
from 340.000001 MHz to 725 MHz
2
Digital frequency pulling (DCO) via I C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
2
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
O
IS
M
A/ K
SD C L
S
10
9
OE / NC
OE / NC
GND
1
2
3
4
5
8
7
6
VDD
OUT-
OUT+
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3522 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 0.91
April 25, 2020
www.sitime.com
material
Does anyone have information about MSP430F5529 and its corresponding MSP5529POCKET KIT? Please help me and send me a link....
SUNLIMIN Download Centre
Or is it about I2C, how to handle the interference of interrupts?
I transplanted a program for hardware I2C reading and writing 24C01. There is no problem running this program alone. I have read and written thousands of times without error. But once an interrupt is ...
xia_23 stm32/stm8
TI M4 (Cortex M4) MCU DMA Operation
The following records the DMA operation of TI M4C129 MCU, using the serial port UART1 (DMA) to send and receive data with the host PC software. The MCU's serial port reception uses the DMA ping-pong m...
Aguilera Microcontroller MCU
LPC54100 unboxing photos! Is this the first post? !
I received a courier from SF when I arrived at the company early in the morning. The moderator is really fast. Thumbs up! :pleased:...
supermiao123 NXP MCU
FPGA Big Event-22nm 3D Transistor Process FPGA
Achronix Semiconductor has announced details of its Speedster22i HD and HP product families, the first field programmable gate arrays (FPGAs) to be manufactured using Intel's 22nm 3D transistor techno...
wstt FPGA/CPLD
EEWORLD University - Ultra-low power consumption and secure Simpleink WIFI third generation product new features and Homekit introduction
Ultra-low power consumption and secure Simpleink WIFI third generation new features and Homekit introduction : https://training.eeworld.com.cn/course/4556...
hi5 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1381  2565  102  211  29  28  52  3  5  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号