SN54LVT16601WD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN54LVT16601WD

SN54LVT16601WD: DescriptionLVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56; Categorylogic logic; File Size152KB，5 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN54LVT16601WD Overview

LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56

SN54LVT16601WD Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DFP, FL56,.4,25
Reach Compliance Code	_compli
ECCN code	3A001.A.2.C
Other features	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE
Control type	INDEPENDENT CONTROL
Counting direction	BIDIRECTIONAL
series	LVT
JESD-30 code	R-GDFP-F56
length	18.288 mm
Logic integrated circuit type	REGISTERED BUS TRANSCEIVER
MaximumI(ol)	0.048 A
Number of digits	18
Number of functions	1
Number of ports	2
Number of terminals	56
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL56,.4,25
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Maximum supply current (ICC)	5 mA
Certification status	Not Qualified
Maximum seat height	3.05 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	BICMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
translate	N/A
Trigger type	POSITIVE EDGE
width	9.652 mm

SN54LVT16601WD Related Products

	SN54LVT16601WD	SNJ54LVT16601WD	SN74LVT16601DL	SN74LVT16601DLR	SN74LVT16601DGGR
Description	LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56	LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56	LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56	LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56	LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
package instruction	DFP, FL56,.4,25	DFP, FL56,.4,25	SSOP, SSOP56,.4	SSOP,	TSSOP, TSSOP56,.3,20
Reach Compliance Code	_compli	not_compliant	not_compliant	unknown	not_compliant
Other features	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE
series	LVT	LVT	LVT	LVT	LVT
JESD-30 code	R-GDFP-F56	R-GDFP-F56	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56
length	18.288 mm	18.288 mm	18.415 mm	18.415 mm	14 mm
Logic integrated circuit type	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER
Number of digits	18	18	18	18	18
Number of functions	1	1	1	1	1
Number of ports	2	2	2	2	2
Number of terminals	56	56	56	56	56
Maximum operating temperature	125 °C	125 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-55 °C	-55 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DFP	DFP	SSOP	SSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	FLATPACK	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Maximum supply current (ICC)	5 mA	5 mA	5 mA	5 mA	5 mA
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.05 mm	3.05 mm	2.79 mm	2.79 mm	1.2 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES
technology	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS
Temperature level	MILITARY	MILITARY	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	FLAT	FLAT	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.5 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
width	9.652 mm	9.652 mm	7.5 mm	7.5 mm	6.1 mm
Is it lead-free?	Contains lead	Contains lead	Contains lead	-	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	-	incompatible
Control type	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL	-	INDEPENDENT CONTROL
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	-	BIDIRECTIONAL
MaximumI(ol)	0.048 A	0.048 A	0.064 A	-	0.064 A
Encapsulate equivalent code	FL56,.4,25	FL56,.4,25	SSOP56,.4	-	TSSOP56,.3,20
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED
power supply	3.3 V	3.3 V	3.3 V	-	3.3 V
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED
translate	N/A	N/A	N/A	-	N/A
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	-	POSITIVE EDGE

Recommended Resources

Random password keyboard circuit

Ricoh FT4000 series copier power supply circuit diagram

Boost converter circuit diagram using MAX644

Isolated transmit-receive circuit

DC motor energy consumption braking

STK1059 power amplifier circuit

I am a PhD student: First, a post like this appeared on the BBS:　　I am a doctoral student, and I know the importance of learning. After so many years of learning, I have successfully transformed myself from a farmer to a...; rain Talking

How to learn FPGA image processing: I am a primary school student and I understand the design process of FPGA, but I want to learn image processing. Can anyone with experience tell me where to start learning FPGA image processing? Thank...; anytao FPGA/CPLD

Show the process of WEBENCH design + high-efficiency lithium battery power design: WEBENCH is a very powerful and easy-to-use circuit design software. You only need to enter your design goals and it can help you design a large number of circuits. At the same time, you will not only ...; tianshuihu Analogue and Mixed Signal

When downloading the program to the non-Flash area, it prompts that the memory verification error: When downloading the program to the non-Flash area, it prompts that the memory verification error occurs, as shown below. Calibration not complete, check if device is unlocked and recalibrate. Could t...; l0700830216 Microcontroller MCU

Look how I bombarded the forum!!: [media=swf,500,375]http://player.youku.com/player.php/sid/XNjI0MTkyMDI4/v.swf[/media]...; qinkaiabc Talking

TMS320C6678 Evaluation Module Core and Device Benchmarks: The TMS320C6678 Lite Evaluation Module (EVM) is an easy-to-use, cost-effective development tool that helps developers quickly start designing with the C6678 or C6674 or C6672 multicore DSPs. The EVM i...; 灞波儿奔 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components