THM408025CSG-60 datasheet, PDF

THM408025CSG-60: DescriptionIC 8M X 40 EDO DRAM MODULE, 60 ns, SMA72, SIMM-72, Dynamic RAM; Categorystorage storage; File Size124KB，5 Pages; ManufacturerToshiba Semiconductor; Websitehttp://toshiba-semicon-storage.com/

Download Datasheet Parametric Compare View All

THM408025CSG-60 Overview

IC 8M X 40 EDO DRAM MODULE, 60 ns, SMA72, SIMM-72, Dynamic RAM

Parameter Name	Attribute value
Maker	Toshiba Semiconductor
Parts packaging code	SIMM
package instruction	,
Contacts	72
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	FAST PAGE WITH EDO
Maximum access time	60 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
JESD-30 code	R-XSMA-N72
memory density	335544320 bi
Memory IC Type	EDO DRAM MODULE
memory width	40
Number of functions	1
Number of ports	1
Number of terminals	72
word count	8388608 words
character code	8000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8MX40
Output characteristics	3-STATE
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified
refresh cycle	2048
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	MOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal location	SINGLE

	THM408025CSG-60	THM408025CSG-50
Description	IC 8M X 40 EDO DRAM MODULE, 60 ns, SMA72, SIMM-72, Dynamic RAM	IC 8M X 40 EDO DRAM MODULE, 50 ns, SMA72, SIMM-72, Dynamic RAM
Maker	Toshiba Semiconductor	Toshiba Semiconductor
Parts packaging code	SIMM	SIMM
Contacts	72	72
Reach Compliance Code	unknow	unknown
ECCN code	EAR99	EAR99
access mode	FAST PAGE WITH EDO	FAST PAGE WITH EDO
Maximum access time	60 ns	50 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
JESD-30 code	R-XSMA-N72	R-XSMA-N72
memory density	335544320 bi	335544320 bit
Memory IC Type	EDO DRAM MODULE	EDO DRAM MODULE
memory width	40	40
Number of functions	1	1
Number of ports	1	1
Number of terminals	72	72
word count	8388608 words	8388608 words
character code	8000000	8000000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	70 °C	70 °C
organize	8MX40	8MX40
Output characteristics	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED
Package shape	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified	Not Qualified
refresh cycle	2048	2048
Maximum supply voltage (Vsup)	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	NO	NO
technology	MOS	MOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD
Terminal location	SINGLE	SINGLE

CCS cannot open .C files normally: I am using CCS3.3. After building a program according to the tutorial, when I double-clicked the created .c file, the content was not displayed in the right half of the window, but VISUAL STUDIO was a...; gankmule DSP and ARM Processors

ADI ultrasonic equipment system block diagram and composition: As the title says....; soso Mobile and portable

Looking for a boost solution with input 1~1.5V, output 3V, 100mA: I want to make a Bluetooth device by myself, powered by dry batteries. Two AA batteries take up a lot of space, and the button battery has a small capacity, so I want to use one AA battery. I want a b...; jetlin1992 Analogue and Mixed Signal

Can you guys help me choose a diode?: In an RLC circuit, when C discharges to R and L, I need to connect a diode in parallel across C to prevent the current flowing through L from reversely charging C. So what specification and model of s...; yangguangcici Analog electronics

TI C6000 DSP McASP port problem: Hi everyone, I'm currently facing a difficult problem and I hope you can help me. The circuit we designed is that C67xx DSP is connected to AIC23 (ADC/DAC) through McASP port. AIC23 provides shift clo...; jerryconan DSP and ARM Processors

EEWORLD University ---- Introduction to the internal structure of FPGA (Intel official tutorial): Introduction to FPGA internal structure (Intel official tutorial) : https://training.eeworld.com.cn/course/5565FPGA stands for Field Programmable Gate Array, which is a digital logic device that can c...; Lemontree FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components