EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT72V211

Description
512 X 9 OTHER FIFO, 12 ns, PQCC32
Categorystorage   
File Size117KB,14 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT72V211 Overview

512 X 9 OTHER FIFO, 12 ns, PQCC32

IDT72V211 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals32
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
maximum access time12 ns
Processing package descriptionPLASTIC, LCC-32
stateACTIVE
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeCHIP CARRIER
surface mountYes
Terminal formJ BEND
Terminal spacing1.27 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
memory width9
organize512 X 9
storage density4608 deg
operating modeSYNCHRONOUS
Number of digits512 words
Number of digits512
cycle20 ns
Output enableYes
Memory IC typeOTHER FIFO
3.3 VOLT CMOS SyncFIFO™
256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
IDT72V201, IDT72V211
IDT72V221, IDT72V231
IDT72V241, IDT72V251
FEATURES:
256 x 9-bit organization IDT72V201
512 x 9-bit organization IDT72V211
1,024 x 9-bit organization IDT72V221
2,048 x 9-bit organization IDT72V231
4,096 x 9-bit organization IDT72V241
8,192 x 9-bit organization IDT72V251
10 ns read/write cycle time
5V input tolerant
Read and Write clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full Flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can be set to
any depth
Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
Output Enable puts output data bus in high-impedance state
Advanced submicron CMOS technology
Available in 32-pin plastic leaded chip carrier (PLCC) and 32-pin
plastic Thin Quad FlatPack (TQFP)
°
°
Industrial temperature range (–40°C to +85°C) is available
DESCRIPTION:
The IDT72V201/72V211/72V221/72V231/72V241/72V251 SyncFIFOs™
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clocked read and write controls. The architecture, functional operation and pin
assignments are identical to those of the IDT72201/72211/72221/72231/
72241/72251, but operate at a power supply voltage (Vcc) between 3.0V and
3.6V. These devices have a 256, 512, 1,024, 2,048, 4,096 and 8,192 x 9-bit
memory array, respectively. These FIFOs are applicable for a wide variety of
data buffering needs such as graphics, local area networks and interprocessor
communication.
These FIFOs have 9-bit input and output ports. The input port is
controlled by a free-running clock (WCLK), and two Write Enable pins
(WEN1, WEN2). Data is written into the Synchronous FIFO on every rising
clock edge when the Write Enable pins are asserted. The output port is
controlled by another clock pin (RCLK) and two Read Enable pins (REN1,
REN2).
The Read Clock can be tied to the Write Clock for single clock
operation or the two clocks can run asynchronous of one another for dual-
clock operation. An Output Enable pin (OE) is provided on the read port
for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF).
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7 and Full-7 for
PAE
and
PAF,
respectively. The programmable flag
offset loading is controlled by a simple state machine and is initiated by asserting
the Load pin (LD).
These FIFOs are fabricated using IDT's high-speed submicron CMOS
technology.
FUNCTIONAL BLOCK DIAGRAM
WCLK
WEN1
WEN2
INPUT REGISTER
OFFSET REGISTER
EF
PAE
PAF
FF
D
0
- D
8
LD
WRITE CONTROL
LOGIC
RAM ARRAY
256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9, 8,192 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RCLK
REN1
REN2
RS
OE
Q
0
- Q
8
4092 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©2002
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
FEBRUARY 2002
DSC-4092/2
[Help] How to run three tasks on UCOS with 1k of RAM?
I use f437, 1k ram. I can run two tasks now, no problem. But when I run three tasks, it fails. I wonder if any heroes can give some guidance....
tanta Microcontroller MCU
Wince5.0 horizontal screen to vertical screen problem
The CPU used is Samsung 2450. Under Wince5.0, I changed the horizontal screen to vertical screen. According to the method under 2440, I set the registry key to HKEY_LOCAL_MACHINE\System\GDI\Rotation] ...
fengyongbo Embedded System
PCB
Can someone please tell me how to draw the terminal in PCB?...
305374869 PCB Design
msp430g2553 alarm clock source program
#include"config.h" #define SDA_DIR_OUT P1DIR|=BIT4 #define SDA_DIR_IN P1DIR&=~BIT4 #define SCL_DIR_OUT P1DIR|=BIT5 #define SDA_IN P1IN&BIT4 #define SDA1 P1OUT|=BIT4 #define SDA0 P1OUT&=~BIT4 #define S...
Jacktang Microcontroller MCU
How to remove all machine1 layers after altium imports PCB from PCB library file, in addition to not displaying machine1
How to remove all machine1 layers after altium imports PCB from PCB library file, in addition to not displaying machine1...
chuzhaonan PCB Design
Capture CIS property issues
There is only current property in the allegro component attribute filter by, what should I do?...
zhjqiufeng PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 797  587  2724  1899  1213  17  12  55  39  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号