EEWORLDEEWORLDEEWORLD

Part Number

Search

223824615649

Description
Ceramic Capacitor, Multilayer, Ceramic, 10V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.1uF, Surface Mount, 0603, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size433KB,16 Pages
ManufacturerYAGEO
Websitehttp://www.yageo.com/
Environmental Compliance  
Download Datasheet Parametric View All

223824615649 Overview

Ceramic Capacitor, Multilayer, Ceramic, 10V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.1uF, Surface Mount, 0603, CHIP, ROHS COMPLIANT

223824615649 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerYAGEO
package instruction, 0603
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.1 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.8 mm
JESD-609 codee3
length1.6 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, PAPER, 7 INCH
positive tolerance10%
Rated (DC) voltage (URdc)10 V
size code0603
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
width0.8 mm
DATA SHEET
SURFACE-MOUNT CERAMIC
MULTILAYER CAPACITORS
General purpose & High capacitance
Class 2, X7R
6.3 V TO 50 V
100 pF to 22 µF
RoHS compliant
Product Specification – May 11, 2009 V.2
Brainstorm for 5 minutes: What do you think of when it comes to embedded systems?
After discussing with the moderator, we really want to do something more helpful for everyone? When talking about embedded systems, or when learning embedded systems, what is the first thing that come...
soso Embedded System
I drew a Micro USB 5P package myself and share it with you
[i=s]This post was last edited by Ashley_Zhai on 2016-8-10 10:09[/i] This is my first time drawing. Please point out any deficiencies. Thank you! (Let’s make progress together)...
Ashley_Zhai PCB Design
CPLD and DSP pin connection problem
As shown in the figure, the CPLD pins TEA6, TEA7, TEA8, TEA9 are connected to the address lines of the DSP. If Quartus is used to program OUT0<=TEA6, OUT1<=TEA7, OUT2<=TEA8, OUT3<=TEA9, then are the O...
JasonnLee FPGA/CPLD
Wedge Theorem
Even if you have your own opinion, it will be hard for you not to waver if ten of your friends have the opposite opinion. Proposer: Ivor Wech, an economist at the University of California, Los Angeles...
白丁 Talking
Multi-channel alarm design
Share with everyone!!!...
zlhx0000 Industrial Control Electronics
Op amp data
Very good information, please share it with everyone....
zhengyingwei MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 368  1996  679  1483  2008  8  41  14  30  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号