EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001AG-2148CDI8

Description
LVPECL Output Clock Oscillator
CategoryPassive components    oscillator   
File Size199KB,21 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

8N3Q001AG-2148CDI8 Overview

LVPECL Output Clock Oscillator

8N3Q001AG-2148CDI8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Reach Compliance Codecompli
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TR
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Installation featuresSURFACE MOUNT
Nominal operating frequency231.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Optimization of embedded system design based on MCU
MCUs are required to control an increasing number of functions in embedded systems. These functions are often real-time and require regular maintenance to meet system requirements for responsiveness, ...
fish001 Microcontroller MCU
Timing calculation of SRAM of FSMC of STM32
[b][b]STM32 FSMC SRAM timing calculation[/b]((ADDSET + 1) + (DATAST + 1)) × HCLK = max (tWC, tRC) DATAST × HCLK = tWP DATAST must satisfy: DATAST = (tAVQV + tsu(Data_NE) + tv(A_NE))/HCLK – ADDSET – 4 ...
asd046012 stm32/stm8
How to identify the positive and negative directions of iron pipes!
Suppose the diameter of the iron pipe is 1.2 cm, and the length from end a to end b is 10 cm (total length 10 cm), end a is the positive direction, and end b is the reverse direction. End b is punched...
陈韶华 DIY/Open Source Hardware
C language CODE for C5402 or C5416
I want the C language source code of C5402 or C5416, which can be compiled. The simpler the better!Thank you...
stephen100 DSP and ARM Processors
[Transfer] UHF RFID tag antenna design technology and optimization practice
[align=center][/align][align=center][b][size=15.0pt] [/size][/b][/align][align=center][b][size=15.0pt]UHF[/size][/b][b][size=15.0pt]RFID[/size][/b][b][size=15.0pt]Tag Antenna Design Technology and Opt...
dontium RF/Wirelessly
2015 National Electronic Design Competition Power Supply Category Collection
The list is out, let's share your thoughts on this year's power supply....
no2301 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 732  634  878  1283  999  15  13  18  26  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号