IDT72205LB35PF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT72205LB35PF

IDT72205LB35PF: DescriptionFIFO, 256X18, 20ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64; Categorystorage storage; File Size209KB，21 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT72205LB35PF Overview

FIFO, 256X18, 20ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64

IDT72205LB35PF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	14 X 14 MM, 1.40 MM HEIGHT, TQFP-64
Contacts	64
Reach Compliance Code	_compli
ECCN code	EAR99
Maximum access time	20 ns
Maximum clock frequency (fCLK)	28.6 MHz
period time	35 ns
JESD-30 code	S-PQFP-G64
JESD-609 code	e0
length	14 mm
memory density	4608 bi
Memory IC Type	OTHER FIFO
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	64
word count	256 words
character code	256
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256X18
Output characteristics	3-STATE
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP64,.66SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.005 A
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
width	14 mm

Preview

Download Datasheet

View All

CMOS SyncFIFO™

256 x 18, 512 x 18, 1024 x 18, 2048 x

18 and 4096 x 18

Integrated Device Technology, Inc.

IDT72205LB

IDT72215LB

IDT72225LB

IDT72235LB

IDT72245LB

FEATURES:

•

256 x 18-bit organization array (72205LB)

512 x 18-bit organization array (72215LB)

1024 x 18-bit organization array (72225LB)

2048 x 18-bit organization array (72235LB)

4096 x 18-bit organization array (72245LB)

15 ns read/write cycle time

Easily expandable in depth and width

Read and write clocks can be asynchronous or coincident

Dual-Port zero fall-through time architecture

Programmable almost-empty and almost-full flags

Empty and Full flags signal FIFO status

Half-Full flag capability in a single device configuration

Output enable puts output data bus in high-impedance

state

High-performance submicron CMOS technology

Available in a 64-lead thin quad flatpack (TQFP/STQFP),

pin grid array (PGA), and plastic leaded chip carrier

(PLCC)

Military product compliant to MIL-STD-883, Class B

Industrial temperature range (-40

C to +85

C) is avail-

able, tested to military electrical specifications

•

DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB

are very high-speed, low-power First-In, First-Out (FIFO)

memories with clocked read and write controls. These FIFOs

are applicable for a wide variety of data buffering needs, such

as optical disk controllers, Local Area Networks (LANs), and

interprocessor communication.

Both FIFOs have 18-bit input and output ports. The input

port is controlled by a free-running clock (WCLK), and a data

input enable pin (

WEN

). Data is read into the synchronous

FIFO on every clock when

WEN

is asserted. The output port

is controlled by another clock pin (RCLK) and another enable

pin (

REN

). The read clock can be tied to the write clock for

single clock operation or the two clocks can run asynchronous

of one another for dual-clock operation. An Output Enable pin

(

) is provided on the read port for three-state control of the

output.

The synchronous FIFOs have two fixed flags, Empty (

)

and Full (

), and two programmable flags, Almost-Empty

(

PAE

) and Almost-Full (

PAF

). The offset loading of the pro-

grammable flags is controlled by a simple state machine, and

is initiated by asserting the Load pin (

). A Half-Full flag (

)

is available when the FIFO is used in a single device configu-

ration.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB

are depth expandable using a daisy-chain technique. The XI

and

pins are used to expand the FIFOs. In depth expan-

sion configuration, FL is grounded on the first device and set

to HIGH for all other devices in the daisy chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is

fabricated using IDT’s high-speed submicron CMOS technol-

ogy. Military grade product is manufactured in compliance

with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

WEN

WCLK

D0-D17

OFFSET REGISTER

INPUT REGISTER

WRITE CONTROL

LOGIC

WRITE POINTER

WXI

(

WXO

RXI

RXO

•

RAM ARRAY

256 x 18, 512 x 18

1024 x 18, 2048 x 18

4096 x 18

•

FLAG

LOGIC

PAF

PAE

WXO

)

READ POINTER

READ CONTROL

LOGIC

EXPANSION LOGIC

OUTPUT REGISTER

RESET LOGIC

Q0-Q17

RCLK

REN

2766 drw 01

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc

MILITARY AND COMMERCIAL TEMPERATURE RANGES

Integrated Device Technology, Inc.

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

DECEMBER 1996

DSC-2766/7

5.16

Recommended Resources

Two common-emitter transistor amplifiers connected to form a directly coupled two-stage amplifier

Use headphones and light bulbs to form a simple circuit breaker

automatic greeting circuit

Ultrasonic receiving circuit

Sine wave square-triangle wave oscillator with linear/logarithmic sweep

Telephone schematic diagram 05

【Recruitment】RF Engineer: A chip technology company in Beijing is recruiting ( chip design engineer) [full-time or part-time]Job description:1. Responsible for the design of RF, microwave, and millimeter wave integrated circui...; 芯2020 Recruitment

Wince related display test related issues (HELP): I am a beginner and am learning WINCE related tests. So I have been looking at the test codes of various modules of WINCE recently, but I can't find anyone to ask. I hope some kind person can help me ...; ajzhumin Embedded System

Serial port optocoupler isolation circuit: Is it okay to use optocoupler isolation for serial communication between two 51s? Is it necessary to add transistor driver?...; 吴下阿蒙 51mcu

7-inch netbook wince5.0 system input method: I can't switch my input method. I used to switch with ctrl+space, but now I can't switch. I can only type in English. Please help me, DX. The system defaults to Microsoft Pinyin 3.0 and US. I can swit...; 筱凡天下 Embedded System

The Idea and Implementation of Function Signal Generator Design: Function signal generator design purpose 　　In order to further master the basic theory and experimental debugging techniques of circuits, skillfully apply the learned knowledge of circuit design princ...; sairvee Test/Measurement

Can anyone tell me how to implement Fn+Fx on a laptop?: I only know that Fn+Fx will generate a Scancode, but if the ScanCode is defined the same on different keyboards, how can I know which ScanCode is sent when pressing Fn+Fx? Environment: XP Sp2/Vista Sp...; rhpozyz Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components