381LQ102M200H052 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> 381LQ102M200H052

381LQ102M200H052: DescriptionCAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 450 V, 100 uF, THROUGH HOLE MOUNT; CategoryPassive components capacitor; File Size436KB，7 Pages; ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]; Environmental Compliance

Download Datasheet Parametric View All

381LQ102M200H052 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	381LQ102M200H052	-	-	View	Buy Now

381LQ102M200H052 Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 450 V, 100 uF, THROUGH HOLE MOUNT

381LQ102M200H052 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	CDE [ CORNELL DUBILIER ELECTRONICS ]
package instruction	,
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	1000 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	22 mm
dielectric materials	ALUMINUM (WET)
ESR	199 mΩ
JESD-609 code	e3
leakage current	1.34164 mA
length	50 mm
Manufacturer's serial number	381LQ
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Package shape	CYLINDRICAL PACKAGE
Package form	Snap-i
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	200 V
ripple current	2300 mA
series	381LQ
surface mount	NO
Terminal surface	Tin (Sn)
Terminal pitch	10 mm
Terminal shape	SNAP-IN

Preview

Download Datasheet

View All

Type 381LQ

105 °C Compact, High-Ripple Snap-in

23% Smaller for Same Capacitance

Type 381LQ is on average 23% smaller and more than 5 mm

shorter than Type 381LX. This is achieved with a new can

closure method that permits installing capacitor elements into

smaller cans. Approaching the robust capability of the 381L

the new 381LQ enables you to shrink equipment size and

retain the original performance.

Highlights

•

New, more capacitance per case

Compare to Type 381L

Speciﬁcations

Operating Temperature:

Rated Voltage:

Capacitance:

Leakage Current:

Ripple Current Multipliers:

–40 °C to +105 °C, ≤315 Vdc

–25 °C to +105 °C, ≥350 Vdc

10 to 450 Vdc

100 µF to 100,000 µF ±20%

≤3 √CV

µA, 5 minutes

Ambient Temperature

45 °C

2.35

60 °C

2.20

50 Hz

10-100 Vdc

160-450 Vdc

0.93

0.75

70 °C

2.00

60 Hz

0.95

0.80

85 °C

1.70

120 Hz

1.00

105 °C

1.00

500 Hz

1.05

1.20

1 kHz

1.08

1.25

10 kHz & up

1.15

1.40

Frequency

Load Life:

EIA Ripple Life:

Shelf Life:

Complies with the EU Directive

2002/95/EC requirement

restricting the use of Lead (Pb),

Mercury (Hg), Cadmium (Cd),

Hexavalent chromium (Cr(VI)),

PolyBrominated Biphenyls

(PBB) and PolyBrominated

Diphenyl Ethers (PBDE).

Vibration:

2000 h at full load at 105 °C

∆Capacitance ±20%

ESR 200% of limit

DCL 100% of limit

8000 h at 85 °C per EIA IS-749 with 105 ºC ripple current.

∆Capacitance ±20%

ESR 200% of limit

CL 100% of limit

1000 h at 105 °C,

∆Capacitance

± 20%

ESR 200% of limit

DCL 100% of limit

10 to 55 Hz, 0.06” and 10 g max, 2 h each plane

CDM Cornell Dubilier

•

140 Technology Place

•

Liberty, SC 29657

•

Phone: (864)843-2277

•

Fax: (864)843-3800

•

www.cde.com

Recommended Resources

Charging circuit diagram with power generation circuit using U2402B

SPL-10A induction cooker (a) circuit diagram

Microwave anti-theft alarm

555 train lighting automatic switch circuit

LM105 integrated voltage regulator, LM195 power transistor - 10V, 1A regulated power supply

Multiple feedback bridge T-shaped oscillator

MP1540 boost circuit problem: What is the function of R5 and D1 in the figure? Is the function of R5 to ensure that EN is reliably grounded and the chip does not work when the EN terminal is in an unknown state? I'm not sure about...; zhangkai0215 Power technology

Weird problem with Altera PLL: I encountered a strange problem. The FPGA used in my design is Stratix II GX. My program has been running normally in this FPGA. Two days ago, I put it in a high and low temperature box for testing. I...; eeleader-mcu FPGA/CPLD

Simulation software for EDA technology: This is the software installation and usage method of MAX+PLUE. [[i] This post was last edited by tsf4 on 2008-10-20 07:31 [/i]]...; tsf4 Analog electronics

What topology inverter bridge is on the right side of this picture?: What topology is the inverter bridge on the right side of this picture? The left side is the rectifier, right?...; 西里古1992 Power technology

【X-Nucleo experience】Run the routine with ST APP: [i=s] This post was last edited by ddllxxrr on 2014-12-14 11:23 [/i] In the past, I used the universal BLUE TOOLS instead of the ST APP for Bluetooth connection. Today I have time again, so I got up i...; ddllxxrr stm32/stm8

DDS synthesis problem: Hello, Mr. Xia, Mr. Fan, and everyone! I have been studying DDS these days, and there is a question that I can't figure out. I think the frequency of the DDS output signal is ultimately limited by the...; Flotant_wings FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components