EEWORLDEEWORLDEEWORLD

Part Number

Search

A1020B-CQG84C

Description
Field Programmable Gate Array, 547 CLBs, 2000 Gates, 37MHz, CMOS, CQFP84, CERAMIC, QFP-84
CategoryProgrammable logic devices    Programmable logic   
File Size166KB,24 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Environmental Compliance
Download Datasheet Parametric View All

A1020B-CQG84C Overview

Field Programmable Gate Array, 547 CLBs, 2000 Gates, 37MHz, CMOS, CQFP84, CERAMIC, QFP-84

A1020B-CQG84C Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerActel
package instructionCERAMIC, QFP-84
Reach Compliance Codecompli
Other featuresMAX 69 I/OS
maximum clock frequency37 MHz
Combined latency of CLB-Max5.5 ns
JESD-30 codeS-CQFP-F84
JESD-609 codee4
length16.51 mm
Configurable number of logic blocks547
Equivalent number of gates2000
Number of terminals84
Maximum operating temperature70 °C
Minimum operating temperature
organize547 CLBS, 2000 GATES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeGQFF
Package shapeSQUARE
Package formFLATPACK, GUARD RING
Peak Reflow Temperature (Celsius)250
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.54 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch0.635 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width16.51 mm
ACT
1 Series FPGAs
Fe atur es
• 5V and 3.3V Families fully compatible with JEDEC
specifications
• Up to 2000 Gate Array Gates (6000 PLD equivalent gates)
• Replaces up to 50 TTL Packages
• Replaces up to twenty 20-Pin PAL Packages
• Design Library with over 250 Macro Functions
• Gate Array Architecture Allows Completely Automatic
Place and Route
• Up to 547 Programmable Logic Modules
• Up to 273 Flip-Flops
• Data Rates to 75 MHz
• Two In-Circuit Diagnostic Probe Pins Support Speed
Analysis to 25 MHz
• Built-In High Speed Clock Distribution Network
• I/O Drive to 10 mA (5 V), 6 mA (3.3 V)
• Nonvolatile, User Programmable
• Fabricated in 1.0 micron CMOS technology
De scrip tion
®
A security fuse may be programmed to disable all further
programming and to protect the design from being copied or
reverse engineered.
Pr od uc t F a mi l y P r o fi le
Device
Capacity
Gate Array Equivalent Gates
PLD Equivalent Gates
TTL Equivalent Packages
20-Pin PAL Equivalent Packages
Logic Modules
Flip-Flops (maximum)
Routing Resources
Horizontal Tracks/Channel
Vertical Tracks/Column
PLICE Antifuse Elements
User I/Os (maximum)
Packages:
A1010B
A10V10B
1,200
3,000
30
12
295
147
22
13
112,000
57
44 PLCC
68 PLCC
A1020B
A10V20B
2,000
6,000
50
20
547
273
22
13
186,000
69
The ACT™ 1 Series of field programmable gate arrays
(FPGAs) offers a variety of package, speed, and application
combinations. Devices are implemented in silicon gate,
1-micron two-level metal CMOS, and they employ Actel’s
PLICE
®
antifuse technology. The unique architecture offers
gate array flexibility, high performance, and instant
turnaround through user programming. Device utilization is
typically 95 to 100 percent of available logic modules.
ACT 1 devices also provide system designers with unique
on-chip diagnostic probe capabilities, allowing convenient
testing and debugging. Additional features include an on-chip
clock driver with a hardwired distribution network. The
network provides efficient clock distribution with minimum
skew.
The user-definable I/Os are capable of driving at both TTL
and CMOS drive levels. Available packages include plastic
and ceramic J-leaded chip carriers, ceramic and plastic quad
flatpacks, and ceramic pin grid array.
44 PLCC
68 PLCC
84 PLCC
100 PQFP 100 PQFP
80 VQFP 80 VQFP
84 CPGA 84 CPGA
84 CQFP
75 MHz
55 MHz
75 MHz
55 MHz
Performance
5 V Data Rate (maximum)
3.3 V Data Rate (maximum)
Note:
See Product Plan on page 1-286 for package availability.
Th e De s i g ne r an d De s i gn e r
A dv a n t a ge ™ Sy s t em s
The ACT 1 device family is supported by Actel’s Designer and
Designer Advantage Systems, allowing logic design
implementation with minimum effort. The systems offer
Microsoft
®
Windows
and X Windows
graphical user
interfaces and integrate with the resident CAE system to
provide a complete gate array design environment: schematic
capture, simulation, fully automatic place and route, timing
verification, and device programming. The systems also
include the ACTmap
VHDL optimization and synthesis tool
and the ACTgen
Macro Builder, a powerful macro function
generator for counters, adders, and other structural blocks.
April 1996
1-283
© 1996 Actel Corporation
What's the problem with my LCD screen? Please advise
After the kernel is successfully downloaded, the interface of the system is running with a wavy line that keeps scrolling up and down. Can you please tell me what the problem is? How should I check it...
dfx168 Embedded System
Airoha AB1562X Datasheet
Information sharing!...
Fred_1977 Download Centre
Why is it assembly instead of C when debugging ads?
Why is it that when debugging ads, it is assembly instead of C? r0base is set to the default 0x8000, which is fine....
nebula588 Embedded System
Help: Oscillator circuit power consumption and internal principles
[color=#252525][size=14px]Who knows this? Please help me answer. All four capacitors are supercapacitors, about 2.7V3F. Ordinary electrolytic capacitors consume too much power. They won't last long. S...
阿明250 TI Technology Forum
I am frustrated that my phone often runs out of power. I would recommend a phone battery that can last longer.
[color=#000000]Since I occasionally go on business trips, usually for only a few days, I am not used to carrying a mobile phone charger with me. I found that as long as I make a lot of calls, the mobi...
阿cat Mobile and portable
诚聘 ASIC Customer Engineer
The Shanghai R&D center of LSI, an American company, is recruiting talents in the field of communications storage with high salaries. The salary and benefits are generous. It will start allocating sha...
asic_tapeout Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1266  2170  973  146  329  26  44  20  3  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号