EEWORLDEEWORLDEEWORLD

Part Number

Search

AGLN030V5-ZQN68

Description
Field Programmable Gate Array, 768 CLBs, 30000 Gates, 250MHz, 768-Cell, CMOS, 8 X 8 MM, 0.9 MM HEIGHT, 0.4 MM PITCH, QFN-68
CategoryProgrammable logic devices    Programmable logic   
File Size4MB,140 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

AGLN030V5-ZQN68 Overview

Field Programmable Gate Array, 768 CLBs, 30000 Gates, 250MHz, 768-Cell, CMOS, 8 X 8 MM, 0.9 MM HEIGHT, 0.4 MM PITCH, QFN-68

AGLN030V5-ZQN68 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerActel
package instruction8 X 8 MM, 0.9 MM HEIGHT, 0.4 MM PITCH, QFN-68
Reach Compliance Codecompli
maximum clock frequency250 MHz
JESD-30 codeS-XQCC-N68
length8 mm
Configurable number of logic blocks768
Equivalent number of gates30000
Number of entries49
Number of logical units768
Output times49
Number of terminals68
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
organize768 CLBS, 30000 GATES
Package body materialUNSPECIFIED
encapsulated codeVQCCN
Encapsulate equivalent codeLCC68,.32SQ,16
Package shapeSQUARE
Package formCHIP CARRIER, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formNO LEAD
Terminal pitch0.4 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width8 mm
Revision 10
IGLOO nano Low Power Flash FPGAs
with Flash*Freeze Technology
Features and Benefits
Low Power
nanoPower Consumption—Industry’s Lowest Power
1.2 V to 1.5 V Core Voltage Support for Low Power
Supports Single-Voltage System Operation
Low Power Active FPGA Operation
Flash*Freeze Technology Enables Ultra-Low Power
Consumption while Maintaining FPGA Content
• Easy Entry to / Exit from Ultra-Low Power Flash*Freeze Mode
®
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
Advanced I/Os
• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Wide Range Power Supply Voltage Support per JESD8-12,
Allowing I/Os to Operate from 1.14 V to 1.575 V
• I/O Registers on Input, Output, and Enable Paths
• Selectable Schmitt Trigger Inputs
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the IGLOO
®
Family
• Up to Six CCC Blocks, One with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay
Capabilities, and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)
Small Footprint Packages
• As Small as 3x3 mm in Size
Wide Range of Features
• 10,000 to 250,000 System Gates
• Up to 36 kbits of True Dual-Port SRAM
• Up to 71 User I/Os
Reprogrammable Flash Technology
130-nm, 7-Layer Metal, Flash-Based CMOS Process
Live-at-Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design When Powered Off
250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System
Performance
Clock Conditioning Circuit (CCC) and PLL
In-System Programming (ISP) and Security
• Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents
• 1.2 V Programming
Embedded Memory
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except × 18 organization)
Enhanced Commercial Temperature Range
• –20°C to +70°C
Table 1 •
IGLOO nano Devices
IGLOO nano Devices
IGLOO nano-Z Devices
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
Flash*Freeze Mode (typical, µW)
RAM kbits (1,024 bits)
2
4,608-Bit Blocks
FlashROM Bits
Secure (AES)
ISP
2
2,3
2
1
AGLN010 AGLN015 AGLN020
AGLN030Z
1
10K
86
260
2
1k
4
2
34
34
UC36
QN48
15K
128
384
4
1k
4
3
49
20K
172
520
4
1k
4
3
52
52
UC81,
CS81
QN68
30K
256
768
5
1k
6
2
77
83
UC81, CS81
QN48, QN68
VQ100
AGLN060
60K
512
1,536
10
18
4
1k
Yes
1
18
2
71
71
CS81
VQ100
AGLN125
125K
1,024
3,072
16
36
8
1k
Yes
1
18
2
71
71
CS81
VQ100
AGLN250
250K
2,048
6,144
24
36
8
1k
Yes
1
18
4
68
68
CS81
VQ100
AGLN060Z AGLN125Z AGLN250Z
Integrated PLL in CCCs
VersaNet Globals
I/O Banks
Maximum User I/Os (packaged device)
Maximum User I/Os (Known Good Die)
Package Pins
UC/CS
QFN
VQFP
QN68
Notes:
1.
2.
3.
4.
AGLN030 is available in the Z feature grade only.
AGLN030 and smaller devices do not support this feature.
AGLN060, AGLN125, and AGLN250 in the CS81 package do not support PLLs.
For higher densities and support of additional features, refer to the
IGLOO
and
IGLOOe
handbooks.
† AGLN030 and smaller devices do not support this feature.
April 2010
© 2010 Actel Corporation
I
Which expert please give me some advice: Bias of signal waveform
Could any expert please give me some advice on the bias of the signal waveform? I want to offset a triangle wave with a base point of 2.5V, a maximum point of 3.6V, and a minimum point of 1.3V to the ...
kibby0 Analog electronics
Problems on connecting the neutral points of two DC circuits with different voltages
[i=s]This post was last edited by sunboy25 on 2017-6-6 10:08[/i] I would like to ask why the circuit can still work normally after the two neutral points A and B in the circuit diagram below are conne...
sunboy25 Power technology
This week's highlights
[url=https://e2echina.ti.com/question_answer/dsp_arm/sitara_arm/f/25/t/134026][font=微软雅黑][size=4]EtherCAT implemented based on CPSW of AM335x[/size][/font][/url][font=微软雅黑][size=4][color=#000000] [/co...
橙色凯 DSP and ARM Processors
Talk about my IRIG-B custom component design and debugging summary based on SOPC
Keywords: SOPC, custom component, IRIG-B, debugging [b]I. Case description [/b] Recently, I plan to use SOPC to build a system to complete the upgrade of the project platform. Since the platform based...
wdgui522 FPGA/CPLD
The main components of switching power supply: switching power supply transformer, switching power supply principle and design (serial 47)
[b]Chapter 2 Main Components of Switching Power Supply 2-1. Switching Power Supply Transformer[/b] Modern electronic equipment has higher and higher technical performance indicators such as working ef...
noyisi112 Power technology
Questions about pspice simulation
[img=110,0]https://bbs.eeworld.com.cn/forum.php?mod=image&aid=358477&size=300x300&key=ba87408b2bb9203f&nocache=yes&type=fixnone[/img][size=12px][size=18px][color=#333333][backcolor=transparent][font=微...
ATneva Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1722  740  446  2602  958  35  15  9  53  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号