3HPF621-D-250.000 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 3HPF621-D-250.000

3HPF621-D-250.000: Description11.4 x 9.6mm SMD 6 pad; CategoryPassive components oscillator; File Size227KB，1 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/; Environmental Compliance

Download Datasheet Parametric Compare View All

3HPF621-D-250.000 Overview

11.4 x 9.6mm SMD 6 pad

3HPF621-D-250.000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compli
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT
Frequency Adjustment - Mechanical	NO
frequency stability	25%
Installation features	SURFACE MOUNT
Nominal operating frequency	250 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
Output load	50 OHM
physical size	11.4mm x 9.6mm x 2.5mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

EURO

QUARTZ

DESCRIPTION

HPF62 series LVPECL output oscillators cover the frequency range

38MHz to 640MHz. The part contains a high 'Q' fundamental crystal

and utilizes a low jitter multiplier circuit.

SPECIFICATION

Frequency Range:

Output Logic

Phase Noise:

Frequency Stability:

Operating Temp Range

Commercial:

Industrial:

Input Voltage:

Output Voltage

High '1':

Low '0':

HPF62 LVPECL OSCILLATORS

11.4 x 9.6mm SMD 6 pad

38.0MHz to 640.0MHz

LVPECL

See table

-10° to +70°C

-40° to +85°C

+2.5V or +3.3VDC ±5%

OUTLINE & DIMENSIONS

Vdd -1.025V min.

Vdd -1.620V max.

(RL = 50W to Vdd -2.0V)

Rise/Fall Times:

0.7ns typical

(20% Vdd to 80% Vdd)

Current Consumption (15pF load):

38MHz to 100MHz:

65mA max.

100.01 to 320MHz:

80mA max.

320.01 to 640MHz:

90mA max.

Load:

50W into Vdd-2.0V

Start-up Time:

5ms typ., 10ms max.

Duty Cycle:

50%±5% (at Vdd -1.3V)

Input Static Discharge Prot:

2kV min.

Storage Temperature Range:

-55°C to +150°C

Ageing:

±3ppm per year max., ±2ppm

thereafter. At T amb +25°C

Enable/Disable

No connection:

Both outputs enabled

Disable:

Both outputs are disabled when

control pad is taken below 0.3V

referenced to ground. Oscillator is

always 'on'. (Special request -

oscillator is off when disabled.)

Enable:

Both Outputs are enabled when

control pad is taken above 0.7 Vcc

referenced to ground.

ABSOLUTE MAXIMUM RATINGS

(Permanent

damage may be caused if operated beyond these limits.)

Supply Voltage Vdd:

+4.6V max.

Input Voltage Vi:

Vss -0.5 min., VDD +0.5V max.

Input Voltage Vo:

Vss -0.5 min., Vdd +0.5V max.

PHASE NOISE (156.250MHz)

Offset

10Hz

100Hz

1kHz

10kHz

100kHz

1MHz

10MHz

dBc/Hz

-62

-92

-120

-132

-128

-140

-150

STABILITY OVER TEMPERATURE RANGE

Stability

±ppm

100

Temperature Range Order Code

°C

-10 to +70

-40 to +85

PART NUMBERS

HPF62 oscillator part numbers are derived as follows:

Example:

Supply Voltage

25 = 2.5VDC

3 = 3.3VDC

Series Designation

Package Style

621 or 622

Stability Code

(See table)

Frequency

3HPF621-A-250.000

JITTER (at Fr = 156.520MHz)

Integrated Phase Jitter:

0.4ps typical, 0.5ps max.

(12kHz to 20MHz)

Period Jitter (RMS):

3ps typical 5ps maximum

Period Jitter (peak to peak): 20ps typical 30ps maximum

EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE

Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 Email: info@euroquartz.co.uk www.euroquartz.co.uk

3HPF621-D-250.000 Related Products

	3HPF621-D-250.000	3HPF621-E-250.000	3HPF621-F-250.000
Description	11.4 x 9.6mm SMD 6 pad	11.4 x 9.6mm SMD 6 pad	11.4 x 9.6mm SMD 6 pad
Is it lead-free?	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to
Reach Compliance Code	compli	compliant	compli
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT	TRI-STATE; ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT	TRI-STATE; ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT
Frequency Adjustment - Mechanical	NO	NO	NO
frequency stability	25%	50%	100%
Installation features	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT
Nominal operating frequency	250 MHz	250 MHz	250 MHz
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Oscillator type	LVPECL	LVPECL	LVPECL
Output load	50 OHM	50 OHM	50 OHM
physical size	11.4mm x 9.6mm x 2.5mm	11.4mm x 9.6mm x 2.5mm	11.4mm x 9.6mm x 2.5mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
maximum symmetry	55/45 %	55/45 %	55/45 %
Base Number Matches	1	1	1

Recommended Resources

Light-controlled road construction warning light circuit three

5V, 7.5V, 48V power circuit

3V battery power supply output +-5V voltage stabilization circuit diagram

TA7368P power amplifier circuit

Broadband distributed amplifier circuit

Inverter circuit 21

How to understand the sentence "Set Field Margin Level Command" in the chip manual?: As the title says, I don't know what this sentence means in terms of flash reading and writing settings. Please help me, thank you....; lshyu5 Embedded System

Help my classmate: Everyone please give me a thumbs up, thank you! [:$][^o)][8o|][:^)]...; wenchuenyi000 MCU

Ask: Multi-channel audio acquisition design solution: I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...; yuanwai001 DSP and ARM Processors

Altera series FPGA chip IP core detailed explanation.pdf: Altera series FPGA chip IP core detailed explanation .pdf...; zxopenljx FPGA/CPLD

A question about delay detection: The following code always fails to compile, and the error displayed is: Error (10822): HDL error at test17.vhd(384): couldn't implement registers for assignments on this clock edge The main meaning of...; dandanzhou FPGA/CPLD

[Xilinx Design Q&A] How to control XST insertion into BUFFER?: Answer: 1. Use BUFFER_TYPE constraints. For specific usage, refer to XST USER GUIDE.2. Manually insert BUFG, and then set the number of BUFGs allowed to be used. Then the manually inserted BUFG will h...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components