S5401W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> S5401W

S5401W: DescriptionNAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDFP14; Categorylogic logic; File Size38KB，1 Pages; ManufacturerSignetics

Download Datasheet Parametric Compare View All

S5401W Overview

NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDFP14

S5401W Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Signetics
package instruction	DFP, FL14,.3
Reach Compliance Code	unknow
series	TTL/H/L
JESD-30 code	R-CDFP-F14
JESD-609 code	e0
Load capacitance (CL)	15 pF
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.016 A
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	OPEN-COLLECTOR
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	22 mA
Prop。Delay @ Nom-Su	45 ns
propagation delay (tpd)	15 ns
Certification status	Not Qualified
Schmitt trigger	NO
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

This Material Copyrighted By Its Respective Manufacturer

S5401W Related Products

	S5401W	N74H01F	N74LS01F	N7401F	S54H01F	S5401F	S54LS01F	S54H01W	S54LS01W
Description	NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDFP14	NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDIP14	NAND Gate, LS Series, 4-Func, 2-Input, TTL, CDIP14	NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDIP14	NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDIP14	NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDIP14	NAND Gate, LS Series, 4-Func, 2-Input, TTL, CDIP14	NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDFP14	NAND Gate, LS Series, 4-Func, 2-Input, TTL, CDFP14
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Signetics	Signetics	Signetics	Signetics	Signetics	Signetics	Signetics	Signetics	Signetics
package instruction	DFP, FL14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DFP, FL14,.3	DFP, FL14,.3
Reach Compliance Code	unknow	unknown	unknown	unknown	unknown	unknown	unknown	unknow	unknow
series	TTL/H/L	TTL/H/L	-	TTL/H/L	TTL/H/L	TTL/H/L	LS	TTL/H/L	LS
JESD-30 code	R-CDFP-F14	R-GDIP-T14	-	R-GDIP-T14	R-GDIP-T14	R-GDIP-T14	R-GDIP-T14	R-CDFP-F14	R-CDFP-F14
JESD-609 code	e0	e0	-	e0	e0	e0	e0	e0	e0
Load capacitance (CL)	15 pF	25 pF	-	15 pF	25 pF	15 pF	15 pF	25 pF	15 pF
Logic integrated circuit type	NAND GATE	NAND GATE	-	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE
MaximumI(ol)	0.016 A	0.02 A	-	0.016 A	0.02 A	0.016 A	0.004 A	0.02 A	0.004 A
Number of functions	4	4	-	4	4	4	4	4	4
Number of entries	2	2	-	2	2	2	2	2	2
Number of terminals	14	14	-	14	14	14	14	14	14
Maximum operating temperature	125 °C	70 °C	-	70 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-	-	-	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output characteristics	OPEN-COLLECTOR	OPEN-COLLECTOR	-	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	-	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP	DIP	-	DIP	DIP	DIP	DIP	DFP	DFP
Encapsulate equivalent code	FL14,.3	DIP14,.3	-	DIP14,.3	DIP14,.3	DIP14,.3	DIP14,.3	FL14,.3	FL14,.3
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	-	IN-LINE	IN-LINE	IN-LINE	IN-LINE	FLATPACK	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	-	-	5 V	-	5 V	5 V	-	5 V
Maximum supply current (ICC)	22 mA	40 mA	-	22 mA	40 mA	22 mA	4.4 mA	40 mA	4.4 mA
propagation delay (tpd)	15 ns	12 ns	-	15 ns	12 ns	15 ns	28 ns	12 ns	28 ns
Certification status	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	-	NO	NO	NO	NO	NO	NO
Nominal supply voltage (Vsup)	5 V	5 V	-	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	-	NO	NO	NO	NO	YES	YES
technology	TTL	TTL	-	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	MILITARY	COMMERCIAL	-	COMMERCIAL	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	THROUGH-HOLE	-	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	FLAT	FLAT
Terminal pitch	1.27 mm	2.54 mm	-	2.54 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Prop。Delay @ Nom-Sup	-	15 ns	-	45 ns	15 ns	45 ns	32 ns	-	-

Recommended Resources

Old crystal radio circuit

STK4131-② Internal circuit schematic diagram

Bomb Drop Game Circuit

Chopper Stabilized Amplifier

Safety low voltage transformer circuit diagram

Switching integrated regulated power supply with output current of 3A

Embedded systems are moving from “Made in China” to “Created in China”: Embedded systems are the product of the combination of advanced semiconductor technology, computer technology, electronic technology and various specific applications. They are new integrated knowledg...; 84s ADI Reference Circuit

Safety options for FSMs - What does "safe" mean?: Reposted from [url]http://blog.cechina.cn/ting123/226060/message.aspx#[/url] Popular Science Post Collection The Safe State Machine compilation option in Quartus II has a great impact on the implement...; flyhigh51 FPGA/CPLD

RISC-V MCU Development (Part 3): Code Editing: For an integrated development environment, code editing is not only the most basic and necessary function, but also an important part that directly affects the user's development experience. The main ...; Moiiiiilter MCU

Shanghai Yikuo EQ Card EQ2011-64: [size=5]Shanghai Yikuo EQ card EQ2011-64, remaining items, basically new, 90 free shipping, not remote. [/size] [size=5][url=http://2.taobao.com/item.htm?id=42249016068&spm=686.1000925.0.0.QNQGoJ&mt=]...; nwcheroes Buy&Sell

Problem with saving Bitmap\image?: Bitmap MyImage = new Bitmap(Screen.PrimaryScreen.Bounds.Width, Screen.PrimaryScreen.Bounds.Height); //Create a Bitmap object of the same size as the screen Graphics g2 = Graphics.FromImage(MyImage); /...; hzw9111 Embedded System

DSP/BIOS project startup sequence: Initialize DSP: DSP/BIOS program starts running from the C/C++ environment entry c_int00. For C6000 platform, at the beginning of c_int00, the system stack pointer (B15) and the global page pointer (B...; Jacktang DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components