208-8820R10%AB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> The resistor> 208-8820R10%AB

208-8820R10%AB: DescriptionRESISTOR, WIRE WOUND, 5W, 10%, 10ppm, 820ohm, THROUGH HOLE MOUNT, AXIAL LEADED; CategoryPassive components The resistor; File Size34KB，3 Pages; ManufacturerVitrohm Portuguesa LDA; Environmental Compliance

Download Datasheet Parametric View All

208-8820R10%AB Overview

RESISTOR, WIRE WOUND, 5W, 10%, 10ppm, 820ohm, THROUGH HOLE MOUNT, AXIAL LEADED

208-8820R10%AB Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vitrohm Portuguesa LDA
package instruction	,
Reach Compliance Code	unknow
Other features	STANDARD: CECC40202-005
Manufacturer's serial number	KH
Installation features	THROUGH HOLE MOUNT
Number of terminals	2
Maximum operating temperature	350 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	BULK
Rated power dissipation(P)	5 W
Rated temperature	70 °C
Guideline	CECC40202-001
resistance	820 Ω
Resistor type	FIXED RESISTOR
surface mount	NO
technology	WIRE WOUND
Temperature Coefficient	10 ppm/°C
Terminal shape	WIRE
Tolerance	10%

Preview

Download Datasheet

View All

Series KH

Power Wirewound Ceramic Resistors, axial

Specification

Type

Power rating P

Resistance range

E-series

Tolerance

Temperature coefficient

max. cont. working voltage

Insulation voltage (1min.)

Insulation resistance

Derating

Climatic category

Temperature range

Thermal resistance

Failure rate

(Total,

max., 60% conf. lev.)

Endurance

, @70°C, 1000h, interm.)

Damp heat, steady state

(40°C, 93% r. h., 56d)

Climatic sequence

Resistance to soldering heat

(260°C, 10s)

Terminal strength

Terminal tensile strength

Solderability

°C

-1

-9

∗h

-1



∆R









∆R









∆R









∆R









∆R







206-8

208-8

210-8

212-8

see Page 2

214-8

216-8

218-8

E 24 (5%), E 12 (10%)

-6

∗K

-1

RMS

MΩ

°C

•

± 5, ± 10

depends on value

see table page 3

for all Styles

2000

> 10

linear 70 ... 350 (0W)

55/200/21

- 55 ... 350

appr. 100, depends on value

± 3,0 average

± 2,0

± 0,2 typ.

± 1,0

2,5 Flowtime; solderglobule test IEC 60068-2-20-T

File:KH_E_102 (00)

Yageo Europe GmbH Siemensstrasse 7-9 D-25421 Pinneberg Germany T.: +49 4101 7080 F.: +49 4101 72787

07.11.00

Page 1 of 3

Recommended Resources

Delay light circuit

HV-2405E functional diagram

Typical applications of FS2 integrated circuits

Medium frequency high current signal sampling circuit

The electric contact pressure gauge is connected to the intermediate relay automatic control circuit

Computer motherboard circuit diagram 820 2_26

Design of an Integer Divider with Adjustable Calculation Precision Based on Verilog: [i=s] This post was last edited by paulhyde on 2014-9-15 09:26 [/i] Design of an integer divider with adjustable precision based on Verilog...; 幺幺莫莫 Electronics Design Contest

Knowledge and skills required for qualified electronic engineers: Mastering the following hardware and software knowledge, you can basically become a qualified electronic engineer: Part I: Hardware Knowledge 1. Digital signal 1. TTL and buffered TTL signal 2. RS232 ...; 征服 Embedded System

Problems with the EDIT Control in VS: How to set the scroll bar of the edit box of the VS Edit Control to scroll down automatically as the content increases?...; airchensu Embedded System

Can TVS be used to extinguish arcs?: Relays and other equipment will arc during operation due to the influence of induced electromotive force. In this way, relays are prone to failure. In practice, RC circuits are used to suppress arcing...; bigbat Motor Drive Control（Motor Control）

Principle and Application of Fieldbus Temperature Transmitter: I. Introduction The rapid development of information technology has led to changes in the structure of automation systems, and has gradually formed an enterprise information system based on network in...; songbo Embedded System

Help: How to use Altera FFT IP core on FPGA board: I use FPGA to implement a spectrum analyzer and use the on-chip FFP IP core to perform spectrum analysis. I calculate the square sum of the real and imaginary parts and take the logarithm to generate ...; when_Qi FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components