EEWORLDEEWORLDEEWORLD

Part Number

Search

EC2520TS-10.000M

Description
CRYSTAL OSCILLATOR, CLOCK, 10 MHz, CMOS/LSTTL OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size148KB,6 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

EC2520TS-10.000M Overview

CRYSTAL OSCILLATOR, CLOCK, 10 MHz, CMOS/LSTTL OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

EC2520TS-10.000M Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
Reach Compliance Codecompli
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; BULK
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial numberEC25
Installation featuresSURFACE MOUNT
Nominal operating frequency10 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Oscillator typeHCMOS/TTL
Output load10 LS TTL, 30 pF
physical size7.0mm x 5.0mm x 1.6mm
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
Terminal surfaceNickel/Gold (Ni/Au)
EC2520TS-10.000M
EC25 20
Series
RoHS Compliant (Pb-free) 5.0V 4 Pad 5mm x 7mm
Ceramic SMD HCMOS/TTL Oscillator
Frequency Tolerance/Stability
±20ppm Maximum
Operating Temperature Range
-10°C to +70°C
Duty Cycle
50 ±10(%)
RoHS
Pb
Nominal Frequency
10.000MHz
TS
-10.000M
Load Drive Capability
Low Drive
Pin 1 Connection
Tri-State (High Impedance)
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
10.000MHz
±20ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the
Operating Temperature Range, Supply Voltage Change, Ouput Load Change, First Year Aging at 25°C,
Shock, and Vibration)
±5ppm/year Maximum
-10°C to +70°C
5.0Vdc ±10%
10mA Maximum (No Load)
2.4Vdc Minimum with TTL Load, Vdd-0.5Vdc Minimum with HCMOS Load
-4mA
0.4Vdc Maximum with TTL Load, 0.5Vdc Maximum with HCMOS Load
4mA
10nSec Maximum (Measured at 0.4Vdc to 2.4Vdc with TTL Load; Measured at 10% to 90% of waveform
with HCMOS Load)
50 ±10(%) (Measured at 50% of waveform with HCMOS Load or at 1.4Vdc with TTL Load)
Low Drive (10LSTTL Load or 30pF HCMOS Load Maximum)
CMOS
Tri-State (High Impedance)
+2.0Vdc Minimum to enable output, +0.8Vdc Maximum to disable output (High Impedance), No Connect to
enable output.
1pSec Maximum (12kHz to 20MHz offset frequency)
10mSec Maximum
-55°C to +125°C
Aging at 25°C
Operating Temperature Range
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Input Current Logic High (Ioh)
Output Voltage Logic Low (Vol)
Input Current Logic Low (Iol)
Rise/Fall Time
Duty Cycle
Load Drive Capability
Output Logic Type
Pin 1 Connection
Tri-State Input Voltage (Vih and Vil)
RMS Phase Jitter
Start Up Time
Storage Temperature Range
ENVIRONMENTAL & MECHANICAL SPECIFICATIONS
Fine Leak Test
Gross Leak Test
Mechanical Shock
Resistance to Soldering Heat
Resistance to Solvents
Solderability
Temperature Cycling
Vibration
MIL-STD-883, Method 1014, Condition A
MIL-STD-883, Method 1014, Condition C
MIL-STD-202, Method 213, Condition C
MIL-STD-202, Method 210
MIL-STD-202, Method 215
MIL-STD-883, Method 2003
MIL-STD-883, Method 1010
MIL-STD-883, Method 2007, Condition A
www.ecliptek.com | Specification Subject to Change Without Notice | Rev M 2/17/2010 | Page 1 of 6
Cyclone V Trial Report 2 ROM Space Test
"Time" and "space" are two relatively important concepts in FPGA. The so-called time refers to the system running speed; space is mostly related to the use of resources such as logic gates and memory....
buer1209 FPGA/CPLD
Ant basic antenna array comes with PPT
...
btty038 RF/Wirelessly
Help with S3C44B0 Samsung processor program
I am a college student, and I am taking an embedded system course. I need to write a program for the final exam. Can any expert help me write a complete perpetual calendar program? Thank you very much...
马蹄疾 ARM Technology
Clock cycle problem (it’s simple for those who understand it, I haven’t found the answer, so I’m asking)
The djnz period in the C8051F series is 2/4. When is it 2 and when is it 4? Can anyone tell me? I have read the manual and I can't find any information on it....
junxz Embedded System
【Help】Basic BiCMOS inverter circuit
This article is from Kang Huaguang's "Basics of Electronic Digital Circuits - Digital Part" 5th edition P99 Basic BiCMOS inverter circuit:I don't understand the blue-lined part of this article:Why is ...
itmssliyan Analog electronics
DDS ip core simulation output is always in an unstable state
I am using ISE 10.1, and I am using modelsim SE6.5 for simulation. The DDS ip core version I am simulating is Direct Digital Synthesizer5.0. Why is the output always in an indeterminate state? Please ...
Arge_Chan FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2320  1108  1314  843  349  47  23  27  17  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号