EEWORLDEEWORLDEEWORLD

Part Number

Search

307-011-527-108

Description
Card Edge Connector,
CategoryThe connector    The connector   
File Size123KB,3 Pages
ManufacturerEDAC
Environmental Compliance
Download Datasheet Parametric View All

307-011-527-108 Online Shopping

Suppliers Part Number Price MOQ In stock  
307-011-527-108 - - View Buy Now

307-011-527-108 Overview

Card Edge Connector,

307-011-527-108 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerEDAC
Reach Compliance Codecompli
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrie
JESD-609 codee3
Mounting Option
#4-40 Unified Threaded Inserts
0.343 8.71
2.026 51.46
1.880 47.75
Contact Detail
PC Tail .046x.013(1.17x0.33) - Tail LG=.358(9.09)
.156 [3.96] Contact Spacing x .200 [5.08] Row Spacing
THIS IS A C.A.D. GENERATED DRAWING
DO NOT MAKE MANUAL REVISIONS TO MASTER.
ISSUE NUMBER
ORIGINAL
1
0.156 3.96
2.312 58.72
A
SECTION A-A
0.473 12.01
A
.175 [4.45] Point of Contact
(FROM BTM OF SLOT)
Card Slot Accepts .054 [1.37]
to .070 [1.78] Thick P.C. Board
2.622 66.60
See Accompanying Pages for:
Contact Bend Details
Mounting Options
307 / 357 Card Edge Connector
Part Number: 307-011-527-108
EDAC INC
TORONTO, ONTARIO
CANADA
YOUR CONNECTION TO QUALITY & SERVICE
THESE DRAWINGS AND SPECIFICATIONS
ARE THE PROPERTY OF EDAC INC.,AND
SHALL NOT BE REPRODUCED,OR COPIED
OR USED AS THE BASIS FOR THE
MANUFACTURE OR SALE OF APPARATUS
WITHOUT WRITTEN PERMISSION.
ACAD REFERENCE NO.
DRAWN:
CHECKED:
SCALE:
NTS
J.LEE
307 ENG MASTER
DATE:
AUG. 11/09
DATE:
SHEET
1
OF
3
ISSUE
DRAWING NUMBER
307 Assembly
1
Discussion on the parity bit of the serial port
I encountered a strange phenomenon these days. I used the Maxim 6543 chip. During the serial communication debugging process, I set the serial mode to have parity bit. There was no problem communicati...
newnew0601 MCU
VHDL-CPLD Design of Simple Universal PCI Interface
[b]摘要: [/b]从PCI时序分析入手,重点阐述了PCI通用的状态机设计,说明了用VHDL语言来实现本PIC通信状态机的软件设计以及进行MaxPlusII验证的程序和方法。用该方法所设计的接口既可支持PCI常规传输,又可支持PCI猝发传输。[b]关键词: [/b]PCI时序 CPLD器件 状态图 VHDL语言 PCI猝发传输用CPLD设计所构成的CPI接口系统具有简洁、可靠等优点,是一种行之有...
maker FPGA/CPLD
Nice skin
The turtle was crawling on the beach. Not far ahead, he saw an egg and started chatting with it.Hey, how are you? I noticed your skin is so elastic today. Where did you go for beauty treatment?The egg...
biaochen Talking
Why is this NMOS regulator connected like this?
[i=s] This post was last edited by elec32156 on 2017-8-3 17:57 [/i] As shown in the figure, this is a transistor charging circuit, U303 is a charging transistor, Q301 is an NMOS, the principle should ...
elec32156 Power technology
LPC1343 feature learning 1, USB ISP download
After reading the data sheet for a few times, I suddenly found that LPC343 actually supports USB ISP download. In other words, you don't need any downloader or debugger, just a USB port to download th...
tagetage NXP MCU
Is there no ASIC/SOC/or Verilog forum?
Are the xdjm who are interested in these all hanging out in the "other xxx" section of each edition?...
lingd Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2545  1299  437  191  1756  52  27  9  4  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号