B37871A5470J060 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> B37871A5470J060

B37871A5470J060: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 50V, C0G, 0.000047uF, SURFACE MOUNT, 1206, CHIP; CategoryPassive components capacitor; File Size186KB，29 Pages; ManufacturerEPCOS (TDK)

Download Datasheet Parametric View All

B37871A5470J060 Overview

CAPACITOR, CERAMIC, MULTILAYER, 50V, C0G, 0.000047uF, SURFACE MOUNT, 1206, CHIP

B37871A5470J060 Parametric

Parameter Name	Attribute value
Maker	EPCOS (TDK)
package instruction	, 1206
Reach Compliance Code	unknow
ECCN code	EAR99
capacitance	0.000047 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
Manufacturer's serial number	B37871
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, CARDBOARD, 7 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
size code	1206
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	NICKEL
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

Multilayer ceramic capacitors

Chip capacitors, Advanced series, C0G and X7R

Date:

October 2006

Data Sheet

EPCOS AG 2006. Reproduction, publication and dissemination of this data sheet and the

information contained therein without EPCOS’ prior express consent is prohibited.

Multilayer ceramic capacitors

Advanced series

General

Criteria for high reliability

Chip

For both OEMs and component manufacturers, high reliability is assured by consistent process

control. If it is assumed that the component manufacturer supplies a defect-free product, then fur-

ther correct processing by the customer forms the basis for perfect operation of the components

and thus the entire application. So the precondition for high quality is not exclusively a particular

“intermediate product“ (such as the ceramic capacitor) but rather the process control along the

entire production chain up to its end point. This requires a high degree of mutual process under-

standing between the various partners (e.g. component manufacturer and placement operator) and

the formulation of joint quality guidelines.

AEC-Q200 is a standard for quality requirements on components in various technologies. In view

of its general character, AEC-Q200 does not apply to every component to the same extent and thus

defines a minimum requirement on quality. AEC-Q200 stipulates the observance of limits that can

be checked by means of a good/bad decision. It therefore permits a qualitative statement but not a

quantitative one. However, it is precisely the latter that is important if we wish to approach “zero

defects”. So process control moves to center stage and becomes the decisive element for ensuring

and continuously improving the maximum possible reliability.

EPCOS has implemented this paradigm change and thus laid the foundation for a zero defect strat-

egy. This concept is integrated in the “ppb level assurance system“ and is particularly realized and

continuously developed further in the Advanced series.

The requirements made on the Advanced series exceed those of AEC-Q200. The criteria are clearly

oriented to the aim of achieving “zero defects”. An important precondition for high component reli-

ability is the production of the ceramic powder at our own plant. Only by knowing all the inter-

relationships and effects from the raw material to the completed component can the self-imposed

quality criteria actually be implemented in all production steps. EPCOS has been developing and

manufacturing its own ceramic powder for ceramic capacitors for many years so that the component

quality can be assured from the first step of manufacture.

ppb level assurance system

The precondition for reliability at ppb level is, apart from process knowledge, a high degree of pro-

cess control. To achieve this, the entire production process is subdivided systematically into sub-

processes that are continuously checked with static methods on the basis of quantifiable parame-

ters. These analysis methods are used by EPCOS within the scope of the Advanced series for all

production steps from ceramic powder production and component design up to the 100% electrical

testing.

Please read

Cautions and warnings

and

Important notes

at the end of this document.

10/06

Recommended Resources

Analysis of various power supply filter circuits

SH-903 Holiday Lights ASIC

Programmable function generator circuit

555 acupuncture and massage therapy instrument circuit

Function oscillator controlled by only one potentiometer in the 1000000:1 frequency range

Pinout and internal functional block diagram of IR2110

The boss tells the workers the truth: the rules of the game are so cruel!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:32[/i] As a boss of a private enterprise, I would like to express a few simple opinions: 1. First of all, I also used to be an employee, so I...; 程序天使 Electronics Design Contest

Xilinx acquires Auviz Systems, the battle between FPGA and GPU is finally about to begin: [url=http://www.leiphone.com/news/201609/S5tIHYiVfuXepluM.html]Original address[/url] Today, Xilinx announced the acquisition of Auviz Systems, shocking the artificial intelligence community. Auviz Sy...; 白丁 FPGA/CPLD

Design and implementation of signal acquisition based on DSP and FPGA: Design block diagram and implementation code of signal acquisition based on DSP and FPGA...; jiakun260 DSP and ARM Processors

MPLAB compile problem: Clean: Deleting intermediary and output files. Clean: Deleted file "C:\Program Files\Microchip\lzz1\lzz001.cce". Clean: Done. Executing: "C:\HT-PIC\BIN\PICC.EXE" -C -E"lzz001.cce" "lzz001.c" -O"lzz001...; youliam Embedded System

Regarding the nios burning problem, please help: I used ep2s180f1020i4 chip, configured chip epcs64, and used flash programmer to burn. From the status bar, it can be seen that the burning is successful, but there is no response after power on. Not ...; xixiangnan FPGA/CPLD

About am335x dual network port problem: Hello everyone: I use am3352 to connect two phys of different models (RTL8201 and IP101G). The phy physical addresses are 0 and 3, corresponding to network port 0 and network port 1 respectively, and ...; wangtongsheng DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components