EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8342S09AGE-167S

Description
DDR SRAM, 4MX9, 0.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-216CAB-1, FPBGA-165
Categorystorage    storage   
File Size2MB,37 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance  
Download Datasheet Parametric View All

GS8342S09AGE-167S Overview

DDR SRAM, 4MX9, 0.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, MO-216CAB-1, FPBGA-165

GS8342S09AGE-167S Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA,
Contacts165
Reach Compliance Codecompli
ECCN code3A991.B.2.B
Maximum access time0.5 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
JESD-609 codee1
length17 mm
memory density37748736 bi
Memory IC TypeDDR SRAM
memory width9
Humidity sensitivity level3
Number of functions1
Number of terminals165
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4MX9
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.5 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width15 mm
Preliminary
GS8342S08/09/18/36AE-333/300/250/200/167
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• Simultaneous Read and Write SigmaSIO™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write (x36, x18, and x9) and Nybble Write (x8) function
• DLL circuitry for wide output data valid window and future
frequency scaling
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ mode pin for programmable output drive strength
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
• Pin-compatible with future 72Mb and 144Mb devices
36Mb Burst of 2
DDR SigmaSIO-II SRAM
167 MHz–333 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
Bottom View
165-Bump, 15 mm x 17 mm BGA
1 mm Bump Pitch, 11 x 15 Bump Array
JEDEC Std. MO-216, Variation CAB-1
SigmaRAM™ Family Overview
GS8342S08/09/18/36AE are built in compliance with the
SigmaSIO-II SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 37,748,736-bit (36Mb)
SRAMs. These are the first in a family of wide, very low
voltage HSTL I/O SRAMs designed to operate at the speeds
needed to implement economical high performance
networking systems.
Clocking and Addressing Schemes
A Burst of 2 SigmaSIO-II SRAM is a synchronous device. It
employs dual input register clock inputs, K and K. The device
also allows the user to manipulate the output register clock
input quasi independently with dual output register clock
inputs, C and C. If the C clocks are tied high, the K clocks are
routed internally to fire the output registers instead. Each Burst
of 2 SigmaSIO-II SRAM also supplies Echo Clock outputs,
CQ and CQ, which are synchronized with read data output.
When used in a source synchronous clocking scheme, the Echo
Clock outputs can be used to fire input registers at the data’s
destination.
Because Separate I/O Burst of 2 RAMs always transfer data in
two packets, A0 is internally set to 0 for the first read or write
transfer, and automatically incremented by 1 for the next
transfer. Because the LSB is tied off internally, the address
field of a Burst of 2 RAM is always one address pin less than
the advertised index depth (e.g., the 2M x 18 has a 1M
addressable index).
Parameter Synopsis
- 333
tKHKH
tKHQV
3.0 ns
0.45 ns
-300
3.3 ns
0.45 ns
-250
4.0 ns
0.45 ns
-200
5.0 ns
0.45 ns
-167
6.0 ns
0.5 ns
Rev: 1.00 6/2006
1/37
© 2006, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
st official website stm32 firmware library 3.5
[font=arial, courier new, courier, 宋体, monospace][color=#333333][size=14px]The firmware library includes the configuration and use of each functional module of stm32. Similar to the API, it allows you...
Atmel89C52 stm32/stm8
Hercules rookie step by step new project light up LED (HET0)
1. Environment Description: HALCoGen: Version 03.05.02 CCS: Code Composer Studio Version: 5.4.0.00091 Hardware: TMS570LS031USB 2. Working Directory: CCS Workspace: E:\workspace [/size][/font][font=宋体]...
蓝雨夜 Microcontroller MCU
The problem of DaVinci DSP algorithm being very slow
The problem is this: I used videnc_copy to modify and add my amplification algorithm code. In the process, I need to use values such as width, height, and pitch. To pass parameters, I put these variab...
azhe999 Embedded System
[GD32L233C] + 5. Use RTThread's Finsh component
[i=s]This post was last edited by chrisrh on 2022-2-8 11:25[/i]Using Finsh component based on RTThread_rt_kprintf ①. Click on the green brick②. Check ShellOK, cmd, msh and shell are added to the proje...
chrisrh GD32 MCU
Leveraging the 3700 Series System Switch/Multimeter and 2600 Series SourceMeter with TSP
In 2005 , with the introduction of the first integrated SourceMeter in the Series 2600 , Keithley introduced test and measurement instruments with onboard Test Script Processors ( TSP ). TSP executes ...
Jack_ma Test/Measurement
Please tell me the difference between the performance of diodes
Are there any differences in the use of the two diodes except for the different packaging?...
simonprince Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2418  1363  981  2646  1187  49  28  20  54  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号