54112-109-30-0850 datasheet, PDF

54112-109-30-0850: DescriptionBoard Connector, 30 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size67KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54112-109-30-0850 Overview

Board Connector, 30 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compli
body width	0.19 inch
subject depth	0.335 inch
body length	1.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrie
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54112
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	30

PDM: Rev:G

STATUS:

Released

Printed: Feb 20, 2009

UCC28019 Boost: Has anyone made a high power factor power supply? UCC28019 chip. Also, what is the difference between the self-wound inductor of the boost circuit and the ordinary inductor?...; Aque.. Power technology

Serial port oscilloscope based on ZX-2 FPGA development board (V): [i=s] This post was last edited by Xiao Meige on 2015-4-8 17:03 [/i] [align=left][color=#000000]System simulation verification and [/color][font=Calibri][color=#000000]testbench[/color][/font][color=#...; 小梅哥 FPGA/CPLD

Raw-OS and micro raw-OS development repositories: Since Google Code is often unstable for some reasons, all repository addresses have been moved to GitHub. The GitHub repository address of raw-os is: [url]https://github.com/jorya/raw-os[/url] The Git...; jorya_txj Embedded System

Issues with layout implementation and process implementation: Specifically, when designing a chip, after completing the code-level design, the full customization process mainly involves module division, circuit design, and layout implementation. Compared with th...; icfb PCB Design

[RVB2601 Creative Application Development] VI. Sound Playback Test of RVB2601: RVB2601 provides a Player Demo, which can also produce sound normally after testing. It is controlled by the Cli command line. The Demo routine is also relatively simple, so I won't go into details. I...; kit7828 XuanTie RISC-V Activity Zone

Asynchronous time domain data processing: I used cpld to make two boards, one AD, serial-to-parallel conversion to transmit data, and one receiving data. But the received data is always a little inaccurate. Later I found that the reason is th...; gaosjp FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components