EEWORLDEEWORLDEEWORLD

Part Number

Search

54112-814181750LF

Description
Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size67KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54112-814181750LF Overview

Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54112-814181750LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompli
body width0.19 inch
subject depth0.689 inch
body length0.9 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrie
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54112
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.095 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts18
PDM: Rev:G
STATUS:
Released
Printed: Feb 20, 2009
.
sst microcontroller
This is the microcontroller we use in the taxi meter. It is very cheap and quite practical!...
gaoxiao MCU
FPGA realizes pipeline structure FFT processor
...
至芯科技FPGA大牛 FPGA/CPLD
What files does Modelsim need for post-simulation? In addition to sdf
I have the .sdf file exported by the layout tool, the gate-level netlist .v, and the process file .lib. I added the .sdf file to the simulation settings, but it can't be compiled. It says that the gat...
eeleader FPGA/CPLD
Correctly understand .c files and .h files
Correctly understand .c files and .h files From the perspective of the C compiler, both .h and .c are nothing but clouds. Even if they are renamed to .txt or .doc, there is no big difference. In other...
tiankai001 Download Centre
Could you please tell me about the macro definition problem in CCS5.2 version, and whether it is a problem of porting ccs3.3 to ccs5.2?
I would like to ask about the macro definition in CCS5.2. In the main.c file, there is a macro definition as follows: #ifdef T_DEBUG g_Time.time1 = GetTime(); #endif In another file Debug_1.c, there i...
liuyang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2471  969  2036  2620  2843  50  20  41  53  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号