EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-411-07-1700RLF

Description
Board Connector, 14 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-411-07-1700RLF Overview

Board Connector, 14 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

54122-411-07-1700RLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompli
body width0.19 inch
subject depth0.669 inch
body length0.7 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrie
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness79u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts14
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
Programming suggestions
The following items are some suggestions for a steady and successful design: Naming style: 1. Do not use keywords as signal names; 2. Do not use the VERILOG keyword as a signal name in ; 3. Name the s...
eeleader FPGA/CPLD
Can anyone help explain these lines of the makefile?
Excerpted from: C:\WINCE500\PUBLIC\SHELL\CESYSGEN\makefile ==================================== ========================== # # explorer resources # explorer:: 0409_base_resources !if "$(SYSGEN_QVGAP)"...
diangongjichu Embedded System
Does anyone know how to read the data from the digital balance from the serial port and how to process it?
78 3C FF 00 80 78 00 80 78 00 80 78 00 00 80 78 3C FF 00 80 78 00 80 78 00 80 78 00 80 78 00 00 80 78 3C FF 00 80 78 00 80 78 00 80 78 00 00 80 78 00 00 80 78 3C FF 00 80 78 00 80 78 00 80 78 00 00 80...
tangcongfai Embedded System
Finally installed the Linux version of Simplicity Studio v3
It took two days to install the Linux version of Simplicity Studio v3. The main program installation is actually very fast. You can use it after downloading and expanding it. However, the network inst...
dcexpert MCU
What is the difference between these two circuits?
Which of the two circuits below is reasonable?The following replies can be seen [hide] question:1. Which one has higher power utilization rate?2. Which circuit is more likely to burn out the tube? ---...
dontium Analog electronics
Altium Designer
This appears when installing Altium Designer. The installation cannot proceed. What should I do? I am using the AD17 version as shown in the figure...
依诺儿 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2165  225  829  2389  423  44  5  17  49  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号