Features
•
Compatible with MCS
®
51 Products
•
2K/4K Bytes of In-System Programmable (ISP) Flash Program Memory
– Serial Interface for Program Downloading
– Endurance: 10,000 Write/Erase Cycles
2.7V to 5.5V Operating Range
Fully Static Operation: 0 Hz to 24 MHz
Two-level Program Memory Lock
256 x 8-bit Internal RAM
15 Programmable I/O Lines
Two 16-bit Timer/Counters
Six Interrupt Sources
Programmable Serial UART Channel
Direct LED Drive Outputs
On-chip Analog Comparator with Selectable Interrupt
8-bit PWM (Pulse-width Modulation)
Low Power Idle and Power-down Modes
Brownout Reset
Enhanced UART Serial Port with Framing Error Detection and Automatic
Address Recognition
Internal Power-on Reset
Interrupt Recovery from Power-down Mode
Programmable and Fuseable x2 Clock Option
Four-level Enhanced Interrupt Controller
Power-off Flag
Flexible Programming (Byte and Page Modes)
– Page Mode: 32 Bytes/Page
User Serviceable Signature Page (32 Bytes)
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
8-bit
Microcontroller
with 2K/4K
Bytes Flash
AT89S2051
AT89S4051
Preliminary
1. Description
The AT89S2051/S4051 is a low-voltage, high-performance CMOS 8-bit microcontrol-
ler with 2K/4K bytes of In-System Programmable (ISP) Flash program memory. The
device is manufactured using Atmel’s high-density nonvolatile memory technology
and is compatible with the industry-standard MCS-51 instruction set. By combining a
versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89S2051/S4051 is a
powerful microcontroller which provides a highly-flexible and cost-effective solution to
many embedded control applications. Moreover, the AT89S2051/S4051 is designed
to be function compatible with the AT89C2051/C4051 devices, respectively.
The AT89S2051/S4051 provides the following standard features: 2K/4K bytes of
Flash, 256 bytes of RAM, 15 I/O lines, two 16-bit timer/counters, a six-vector, four-
level interrupt architecture, a full duplex enhanced serial port, a precision analog
comparator, on-chip and clock circuitry. Hardware support for PWM with 8-bit resolu-
tion and 8-bit prescaler is available by reconfiguring the two on-chip timer/counters. In
addition, the AT89S2051/S4051 is designed with static logic for operation down to
zero frequency and supports two software-selectable power saving modes. The Idle
Mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt
system to continue functioning. The power-down mode saves the RAM contents
but freezes the disabling all other chip functions until the next external interrupt or
hardware reset.
3390C–MICRO–7/05
The on-board Flash program memory is accessible through the ISP serial interface. Holding
RST active forces the device into a serial programming interface and allows the program mem-
ory to be written to or read from, unless one or more lock bits have been activated.
2. Pin Configuration
2.1
20-lead PDIP/SOIC
RST/VPP
(RXD) P3.0
(TXD) P3.1
XTAL2
XTAL1
(INT0) P3.2
(INT1) P3.3
(T0) P3.4
(T1) P3.5
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
P1.7 (SCK)
P1.6 (MISO)
P1.5 (MOSI)
P1.4
P1.3
P1.2
P1.1 (AIN1)
P1.0 (AIN0)
P3.7
3. Block Diagram
2
AT89S2051/S4051
3390C–MICRO–7/05
AT89S2051/S4051
4. Pin Description
4.1
VCC
Supply voltage.
4.2
GND
Ground.
4.3
Port 1
Port 1 is an 8-bit bi-directional I/O port. Port pins P1.2 to P1.7 provide internal pull-ups. P1.0 and
P1.1 require external pull-ups. P1.0 and P1.1 also serve as the positive input (AIN0) and the
negative input (AIN1), respectively, of the on-chip precision analog comparator. The Port 1 out-
put buffers can sink 20 mA and can drive LED displays directly. When 1s are written to Port 1
pins, they can be used as inputs. When pins P1.2 to P1.7 are used as inputs and are externally
pulled low, they will source current (I
IL
) because of the internal pull-ups.
Port 1 also receives code data during Flash programming and verification.
Port Pin
P1.5
P1.6
P1.7
Alternate Functions
MOSI (Master data output, slave data input pin for ISP channel)
MISO (Master data input, slave data output pin for ISP channel)
SCK (Master clock output, slave clock input pin for ISP channel)
4.4
Port 3
Port 3 pins P3.0 to P3.5, P3.7 are seven bi-directional I/O pins with internal pull-ups.
P3.6 is hard-wired as an input to the output of the on-chip comparator and is not accessible as a
general-purpose I/O pin. The Port 3 output buffers can sink 20 mA. When 1s are written to Port
3 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3
pins that are externally being pulled low will source current (I
IL
) because of the pull-ups.
Port 3 also serves the functions of various special features of the AT89S2051/S4051 as listed
below:
Port Pin
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
Alternate Functions
RXD (serial input port)
TXD (serial output port)
INT0 (external interrupt 0)
INT1 (external interrupt 1)
T0 (timer 0 external input)
T1 (timer 1 external input)/ PWM output
Port 3 also receives some control signals for Flash programming and verification.
3
3390C–MICRO–7/05
4.5
RST
Reset input. Holding the RST pin high for two machine cycles while the is running resets the
device.
Each machine cycle takes 6 or clock cycles.
4.6
XTAL1
Input to the inverting amplifier and input to the internal clock operating circuit.
4.7
XTAL2
Output from the inverting amplifier.
5.
Characteristics
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be
configured for use as an on-chip , as shown in
Figure 5-1.
Either a quartz crystal or ceramic res-
onator may be used. To drive the device from an external clock source, XTAL2 should be left
unconnected while XTAL1 is driven as shown in
Figure 5-2.
There are no requirements on the
duty cycle of the external clock signal, since the input to the internal clocking circuitry is through
a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications
must be observed.
Figure 5-1.
Connections
Note:
C1, C2 = 30 pF
±
10 pF for Crystals
= 40 pF
±
10 pF for Ceramic Resonators
Figure 5-2.
External Clock Drive Configuration
4
AT89S2051/S4051
3390C–MICRO–7/05
AT89S2051/S4051
6. X2 Mode Description
The clock for the entire circuit and peripherals is normally divided by 2 before being used by the
CPU core and peripherals. This allows any cyclic ratio (duty cycle) to be accepted on XTAL1
input. In X2 mode this divider is bypassed.
Figure 6-1
shows the clock generation block diagram.
Figure 6-1.
Clock Generation Block Diagram
X2 Mode
(XTAL1)/2
State Machine: 6 Clock Cycles
CPU Control
XTAL1
F
XTAL
÷
2
F
OSC
7. Special Function Registers
A map of the on-chip memory area called the Special Function Register (SFR) space is shown in
Table 7-1.
Note that not all of the addresses are occupied, and unoccupied addresses may not be imple-
mented on the chip. Read accesses to these addresses will in general return random data, and
write accesses will have an indeterminate effect.
User software should not write 1s to these unlisted locations, since they may be used in future
products to invoke new features. In that case, the reset or inactive values of the new bits will
always be 0.
5
3390C–MICRO–7/05
京公网安备 11010802033920号
EEWORLD
