UNISONIC TECHNOLOGIES CO., LTD
82XX
Preliminary
LINEAR INTEGRATED CIRCUIT
MONOLITHIC IC 82XX SERIES
DESCRIPTION
The normal operation of the UTC
82XX
is that while the power
is turned on or interrupted, detect power supply voltage and then
reset the system accurately.
The internal circuits of the UTC
82XX
include a built-in fixed
delay time generating circuit. With a counter timer using an
analog/digital hybrid circuit, the UTC
82XX
as new low reset type
system reset ICs expands the delay time series.
These ICs can be used in a variety of CPU systems and other
logic systems.
FEATURES
* Internal Fixed Delay Time Setting by Counter Timer
* Grate Delay Time Temperature Characteristics:±800ppm/°C
* Operating Limit Voltage as 0.65V(Typ.)
* Hysteresis Voltage Provided: 50mV(Typ.)
* Circuit Current While On I
CCL
=300µA(Typ.)
* Circuit Current While Off I
CCH
=200µA(Typ.)
ORDERING INFORMATION
Ordering Number
Package
Lead Free
Halogen Free
82XXL-x-AF5-R
82XXG-x-AF5-R
SOT-25
Notes: xx: Output Voltage, refer to Marking Information.
x : Delay Time, refer to Electrical Characteristics of
"H" Transport Delay Time
82XX L-x-AF5-R
(1) Packing Type
(2) Package Type
(3) Delay Time
(4) Lead Free
(5) Output Voltage Code
(1) R: Tape Reel
(2) AF5: SOT-25
(3) x: Refer to Electrical Charactreistics of
"H" Transport
(3)
Delay Time
(4) G: Halogen Free, L: Lead Free
(5) xx: Refer to Marking Information
Packing
Tape Reel
www.unisonic.com.tw
Copyright © 2011 Unisonic Technologies Co., Ltd
1 of 8
QW-R502-326.e
82XX
Preliminary
LINEAR INTEGRATED CIRCUIT
ABSOLUTE MAXIMUM RATING
(T
A
=25°C)
PARAMETER
SYMBOL
RATINGS
UNIT
Power Supply Voltage
V
CC
-0.3~+10
V
Manual Reset Input Voltage
V
RESET
-0.3~+10
V
Power Dissipation
P
D
400
mW
Operating Temperature
T
OPR
-20~+75
°C
Storage Temperature
T
STG
-40~+125
°C
Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.
ELECTRICAL CHARACTERISTICS
(T
A
=25°C, Unless otherwise specified)
V
S
=2.5V~2.93V
PARAMETER
Detection Voltage
Low-Level Output Voltage
Operating Power Supply Voltage
Hysteresis Voltage
Detection Voltage Temperature
Coefficient
Output Leakage Current
On
Circuit Current
(See Test Circuit 1)
Off
SYMBOL
V
S
V
OL
V
OPL
ΔV
S
VS
Δ
T
I
OH
I
CCL
I
CCH
TEST CONDITIONS
V
OL
≤0.4V,
V
CC
=H→L, R
L
=470Ω
(See Test Circuit 1)
V
CC
=V
S(min)
-0.05V, R
L
=470Ω
(See Test Circuit 1)
R
L
=4.7kΩ, V
OL
≤0.4V
V
CC
=L→H→L , R
L
=470Ω
(See Test Circuit 1)
R
L
=470Ω, T
A
=-20°C~+75°C
(See Test Circuit 1)
V
CC
=10V (See Test Circuit 1)
V
CC
= V
S(MIN)
-0.05V, R
L
=∞
V
CC
=V
S(TYP)
/0.85V, R
L
=∞
P
Q
R
L
=4.7KΩ, C
L
=100PF (Note 1)
R
(See Test Circuit 2)
S
T
R
L
=4.7kΩ, C
L
=100PF (Note 1)
(See Test Circuit 2)
V
CC
=VS min.-0.05V, R
L
=0Ω
(See Test Circuit 1)
T
A
=-20°C ~+75°C, R
L
=0Ω(Note 2)
(See Test Circuit 1)
MIN
V
S
-0.15V
TYP
V
S
0.1
0.65
MAX UNIT
V
S
V
+0.15V
0.4
0.85
100
V
V
mV
%/°C
±0.1
600
350
75
150
300
600
1200
µA
µA
µA
mS
mS
mS
mS
mS
µS
mA
mA
80
0.8
V
µA
V
30
50
±0.01
300
200
50
100
200
400
800
10
"H" Transport Delay Time
t
PLH
30
60
120
240
480
"L" Transport Delay Time
Output Current While on 1
Output Current While on 2
t
PHL
I
OL1
I
OL2
8
6
2.0
Input High Voltage
V
RESH
Manual Reset
Input High Current
I
RESH
V
RESET
=2V
Pin
Input Low Voltage
V
RESL
Notes: 1. t
PLH
: V
CC
= (V
S(TYP)
-0.4V) (V
S(TYP)
+0.4V)
t
PHL
: V
CC
= (V
S(TYP)
+0.4V) (V
S(TYP)
-0.4V)
2. V
CC
=V
S(MIN)
-0.15V
3. V
OUT
pin is low when manual reset pin is high.
V
OUT
pin is high when manual reset pin is low.
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
4 of 8
QW-R502-326.e
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
